Table of Contents

Advertisement

Board
FPGA Pin
Reference
No.
AREF
PIN_V17
AIN0
PIN_U17
AIN1
PIN_T17
AIN2
PIN_U18
AIN3
PIN_R17
AIN4
PIN_R18
AIN5
PIN_P18
AIN6
PIN_N17
D0
PIN_N18
D1
PIN_M18
D2
PIN_J18
D3
PIN_G18
D4
PIN_D18
D5
PIN_C18
D6
PIN_D1
D7
PIN_E1
D8
PIN_F1
D9
PIN_J1
D10
PIN_L2
D11
PIN_N2
D12
PIN_R1
D13
PIN_R2
D14
PIN_T1
D11_R
PIN_M2
D12_R
PIN_P1
Reset
PIN_H4
GND
-
3.3V
-
VIN
-
5V
-
*Can only choose one, hence same name pinning

3.3.6 LEDs

There are eight red user-controllable LEDs connected to the FPGA. Each LED is driven directly
and individually by the Cyclone V FPGA, driving its associated pin to a high logic level for on or
low logic level for off.
CYC5000 User Guide
Arduino
Pin
Header
Func.
J1 / 1
Bidir
Input reference voltage or GPIO
J1 / 2
Bidir
GPIO [0]
J1 / 3
Bidir
GPIO [1]
J1 / 4
Bidir
GPIO [2]
J1 / 5
Bidir
GPIO [3]
J1 / 6
Bidir
GPIO [4]
J1 / 7
Bidir
GPIO [5]
J1 / 8
Bidir
GPIO [6]
J1 / 9
Bidir
Digital I/O [0]
J1 / 10
Bidir
Digital I/O [1]
J1 / 11
Bidir
Digital I/O [2]
J1 / 12
Bidir
Digital I/O [3]
J1 / 13
Bidir
Digital I/O [4]
J1 / 14
Bidir
Digital I/O [5]
J2 / 1
Bidir
Digital I/O [6]
J2 / 2
Bidir
Digital I/O [7]
J2 / 3
Bidir
Digital I/O [8]
J2 / 4
Bidir
Digital I/O [9]
J2 / 5
Bidir
Digital I/O [10]
J2 / 6
Bidir
Digital I/O [11]
J2 / 7
Bidir
Digital I/O [12]
J2 / 8
Bidir
Digital I/O [13]
J2 / 9
Bidir
Digital I/O [14]
J2 / 6
Bidir
Digital I/O [11] with resistor
J2 / 7
Bidir
Digital I/O [12] with resistor
J2 / 10
Bidir
System reset of the board,
controlled by the S1 user button
J2 / 11
PWR
Ground of the connector
J2 / 12
PWR
3.3V power to the connector
J2 / 13
PWR
User power into to the
CYC5000 Board
J2 / 14
PWR
5V power to the connector
Page | 19
Description
*
*
*
*
www.arrow.com
I/O Std
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
-
-
-
-
March 2023

Advertisement

Table of Contents
loading

Table of Contents