HP 64751 User Manual page 128

Graphical user interface
Table of Contents

Advertisement

Chapter 5: Configuring the Emulator
Selecting the Emulation Monitor
The current memory map will be deleted, and a new map term is added for the
monitor.
Specifying Target Synchronization
If you wish to synchronize monitor cycles to the target system (that is, interlock the
emulation and target system /DSACK on accesses to the monitor memory block),
answer "yes" to the "Enable /DSACK interlocking on monitor addresses?"
question; otherwise, answer "no".
When interlocking is enabled, cycle termination of accesses to foreground monitor
memory will not occur until the target system provides a /DSACK. If the monitor
is placed in an address range for which the target system does not generate a
/DSACK, the emulator will be unable to break into the monitor and a "CPU in wait
state" status will result.
When interlocking is disabled, accesses to foreground monitor memory will be
terminated by a /DSACK signal generated by the emulator. Any cycle termination
signals generated by the target system during monitor memory accesses, including
/BERR, will be ignored.
Modifying this configuration item will reset the processor and controls whether the
dsi (/DSACK Interlock) memory attribute is used in the foreground monitor
memory map term.
Re-Mapping Memory
When you configure the emulator for a foreground monitor program, the memory
map is reset, and a 4 Kbyte block of emulation memory is automatically mapped
for the monitor program. You must re-map other memory ranges before loading
user programs.
Modifying the TRACE Exception Vector
In order for single stepping to operate with the foreground monitor, the trace vector
in the target system's exception table (VBR plus 24H) must point to the
TRACE_ENTRY address in the monitor. This address is equal to the monitor's
base address plus 800H in the default foreground monitor.
128

Advertisement

Table of Contents
loading

This manual is also suitable for:

6834064704

Table of Contents