Variation Rate Limiter 1 (S.vlmt1) - Mitsubishi Electric MELSEC-Q QnPHCPU Programming Manual

Table of Contents

Advertisement

9 CONTROL OPERATION INSTRUCTIONS

9.18 Variation Rate Limiter 1 (S.VLMT1)

Internal devices
Setting
(System, user)
data
Bit
S1
D1
S2
D2
[Instruction symbol] [Execution condition]
S.VLMT1
Set data
S1
D1
S2
D2
*1: Special register SD1506 can be specified as a dummy device.
Functions
Limits the varying speed of the output value.
Input
Output
1
0
9 - 79
File
register
Word
Start contact
Input data head device
Block memory head device
Operation constant head device
*1
Dummy device
Hysteresis
(Positive Direction)
Usable devices
MELSECNET/H
Intelligent
direct J \
function
Bit
Word
U \G
S.VLMT1
Description
Input
t
Output
1
0
BB1
BW
t
Index
Constant
register
module
Zn
S1
D1
S2
Hysteresis
BB2
BW
(Negative Direction)
MELSEC-Q
Other
K, H
D2
t
t
9 - 79

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec-q qnprhcpu

Table of Contents