Hardware
2.2.4 JTAG Headers
The BP-CC3301 has 2 JTAG headers (J10, J11) for SWD interface with the XDS110 debug probe. The signal
assignment for these headers are described in the figures and tables below.
Pin
J10.1
J10.2
J10.4
J10.10
J10.3, J10.5, J10.7, J10.9
™
10
SimpleLink
CC3301 Wi-Fi 6 and Bluetooth
in Module (BP-CC3301)
Figure 2-5. ARM 10 pin JTAG Connector (J10)
Table 2-5. ARM 10 pin JTAG Connector (J10) Assignment
Signal Name
VCC_BRD_1V8
SWDIO
SWCLK
RESET_1V8
GND
®
Low Energy BoosterPack
Copyright © 2023 Texas Instruments Incorporated
Description
1.8V supply for reference voltage to
connector
Serial wire data in/out
Serial wire clock
nReset (Enable line for CC3301)
Board ground
™
Plug-
www.ti.com
SWAU130 – MARCH 2023
Submit Document Feedback
Need help?
Do you have a question about the SimpleLink CC3301 and is the answer not in the manual?
Questions and answers