Reset And Power Supply Supervisor; Power On Reset (Por) / Power Down Reset (Pdr); Figure 2. Power Supply Scheme; Figure 3. Power On Reset/Power Down Reset Waveform - ST STM32F10 Series Application Note

1. Optional. If a separate, external reference voltage is connected on V
1 µF) must be connected.
2. V + is either connected to V
REF
3. N is the number of V
2.3

Reset and power supply supervisor

2.3.1

Power on reset (POR) / power down reset (PDR)

The device has an integrated POR/PDR circuitry that allows proper operation starting from
2 V.
The device remains in the Reset mode as long as V
V
POR/PDR
power on/power down reset threshold, refer to the electrical characteristics in the low-
density, medium-density, high-density, XL-density, and connectivity line STM32F10xxx
datasheets.
VPOR/PDR
rising edge
VPOR/PDR
falling edge

Figure 2. Power supply scheme

V
BAT
V
Battery
V
DD
N × 100 nF
+ 1 × 10 µF
DDA
and V inputs.
DD SS
, without the need for an external reset circuit. For more details concerning the

Figure 3. Power on reset/power down reset waveform

VDD/VDDA
PDR
Reset
STM32F10xxx
V
BAT
REF+
V
DDA
V
SSA
V
DD 1/2/3/.../N
V
REF–
V
SS 1/2/3/.../N
or to V .
REF
DD
40 mV
hysteresis
Temporization
tRSTTEMPO
AN2586 Rev 8
Power supplies
V
REF
100 nF + 1 µF
V
DD
(note 1)
100 nF + 1 µF
ai14865b
, the two capacitors (100 nF and
REF+
is below a specified threshold,
PDR
MS30431V2
9/29
28