Table of Contents
Advertisement
UM-PM-029
DA9213, DA9214, and DA9215 Performance
Boards
Appendix A - Links Description
Table 1: DA9213 Performance Board (227-02-A) Links Description
Position 1
Link
(Pin 1-2)
J1
To VSYS
J3
BUCKA local GND
J5
To GND
J9
To VOUT
J10
To VOUT
J11
To clock input
J12
Signal headers
J13
to VSYS
J15
To VOUT
J16
to VOUT
J18
to VDDIO
J19
BUCKA local VOUT
J20
J21
to VDDIO
J22
J23
J24
to VDDIO
J25
to VDDIO
J26
(via 100kΩ resistor)
J27
to ATSAM3U port
J28
to SPI_SCLK
J29
to SPI_MOSI
J32
to VDDIO_OUT
J33
to VDDIO_OUT
J34
low voltage VDDIO
User Manual
CFR0012
Position 2
Function
(Pin 2-3)
Enables diode D1 when VSYS supply is connected
BUCKA VSS local headers
Short VSYS to GND
Connects L1 to the output of the BUCKA converter
Connects L2 to the output of the BUCKA converter
Connects GPIO1 to plug for external clock input
signal
I/Os and main signals
Connects VSYS pin to the VSYS rail
Connects L3 to the output of the BUCKA converter
Connects L4 to the output of the BUCKA converter
Connections for GPIOs pull up resistors
BUCKA VOUT local headers
Connects GPIOs to 100 kΩ pull up resistors
connections for nIRQ (via 100 kΩ pull up resistors)
Connection for GPIOs
Connects GPIOs to GND (via 100 kΩ pull down
resistors)
Connection for I
resistors)
Connects GPIOs to ATSAM3U
to GND
Connection for IC_EN
(via 1 kΩ resistor)
to J29
Connection for IC_EN
to SCL_0
Selection of SPI or I
to SDA_0
Selection of SPI or I
Connects VDDIO to the VDDIO_OUT rail generated
by external LDO
Connection of VDDIO_USB used by ATSAM3U
Selection of VDDIO_OUT voltage:
open => 3.3 V
short => 1.8 V
Revision 2.0
27 of 37
C interface pull up (via 2.2 kΩ
2
2
C clock
2
C data
25-Feb-2022
© 2022 Renesas Electronics
Advertisement
Table of Contents
