Table 7.3. Expansion Header Pin Information (J4)
Header Pin Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
© 2014-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02036-1.4
MachXO2 and MachXO3 Starter Kit Evaluation Board User Guide
-4000 Function
VCCIO1
VCCIO1
PR15D
PR15C
PR18A
PR19B
PR15B
PR19A
PR18B
PR16B
GND
GND
PR16A
PR15A
PR14A
PR13B
PR14B
PR10D
PR10A/PCLKT1_0
PR13A
GND
GND
PR10C
PR9B
PR10B/PCLKC1_0
PR8A
PR9A
PR5B
PR6B
PR2B
GND
GND
PR5A
PR3B/R_GPLLC_IN
PR3A/R_GPLLT_IN
PR2C
PR2A/R_GPLLT_FB
PR6A
PR8B
PR2D
Evaluation Board User Guide
-6900C Function
MachXO2/MachXO3 Ball
VCCIO1
VCCIO1
PR19D
PR19C
PR23A
PR24B
PR18B
PR24A
PR23B
PR21B
GND
GND
PR21A
PR18A
PR17A
PR16B
PR17B
PR15B
PR12A/PCLKT1_0
PR16A
GND
GND
PR15A
PR11B
PR12B/PCLKC1_0
PR9A
PR11A
PR5B
PR7B
PR2B/R_GPLLC_FB
GND
GND
PR5A
PR3B/R_GPLLC_IN
PR3A/R_GPLLT_IN
PR2C
PR2A/R_GPLLT_FB
PR7A
PR9B
PR2D
E13,H10,J10,M13
E13,H10,J10,M13
K12
K13
M14
N14
L14
N16
M15
M16
—
—
L15
L16
K14
K16
K15
J14
H14
J15
—
—
J16
H15
H16
G15
G16
F15
F16
E15
—
—
E16
E14
D16
C15
D14
F14
G14
B16
19