Part 2.1: Jtag Interface - Xilinx ALINX AC6150 User Manual

Figure 2-2: FPGA chip on the core board
The main parameters of the FPGA chip XC7A100T are as follows
Block RAM（kb）
Clock Management Unit (CMT)
DSP Processing Unit (DSP48A1 Slices)
DDR Controller (Memory Controller Blocks)
Temperature Grade

Part 2.1: JTAG Interface

First introduce the configuration and debugging interface of the FPGA:
JTAG interface. JTAG test holes (2.5mm single-row interface) are reserved on
6 / 21
ALINX Xilinx Core Board AC6150 User Manual
Name
Logic Cells
Slices
CLB flip-flops
Chip Package
Speed Grade
Specific parameters
147,443
23038
184,304
4,824
6
180
4
BGA484, Spacing 1.0mm
-2
Commercial
www.alinx.com