Renesas M3A-HS71 Installation Manual page 75

Cpu board renesas 32-bit risc microcomputers superh risc engine family/sh7670 series
Hide thumbs Also See for M3A-HS71:
Table of Contents

Advertisement

5
(c) Setting example for section in case for forwarding vector table section DINTTBL to on-chip RAM
Interrupt response speed can be sped up by forwarding vector table to on-chip RAM, and using register bank.
Forwarding vector table sets the vector table section on ROM as DINTTBL, and sets the section on RAM for the
forwarding destination as RINTTBL with "dbsct.c" added by 5.3.3.
<Section definition for vector table>
• Section name of vector table (ROM section): DINTTBL
• Section name of forwarding destination (RAM section): RINTTBL
The following shows the section setting procedure to modify the DINTTBL section from ROM to on-chip RAM
in the sample program.
(1) Set the RINTTBL section to on-chip RAM area in [Section] dialog box as shown in Figure 5.3.17.
<Example for adding section to on-chip RAM area>
"Address": 0xFFF80000
"Section": RINTTBL
Note: When the address above is set, the vector base register of CPU should be set. In the sample software,
the vector base register should be set inside the reset exception handling in the resetprg.c file.
Change RINTTBL,
B, and R sections to
0xFFF80000 address
Rev. 1.01 May 7, 2008
REJ11J0015-0101
Creating and Running a New Project Workspace
ROM area
RAM area
Figure 5.3.17 Section Change (1)
5.3.5 Setting Linker Options
5-19

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7670

Table of Contents