Renesas M3A-HS71 Installation Manual page 71

Cpu board renesas 32-bit risc microcomputers superh risc engine family/sh7670 series
Hide thumbs Also See for M3A-HS71:
Table of Contents

Advertisement

5
(a) Section setting example for the case that a cache memory setup function is used
To use the io_init_cache function (that sets cache memory), the section for it must be located in the non-cacheable
area of CS0. The following shows how to set up the section to the non-cacheable area of CS0.
For the details about cache memory, refer to the chapters of cache and BSC in SH7670 group hardware manual.
(1) From the Build menu, open [SuperH RISC engine Standard Toolchain] dialog box and then the Link/Library tab.
On this tab, select the following and then click "Edit".
• Category: Section
• Show entries for: Section
(2) [Section] dialog box shown below will be displayed. In this dialog box, click "Add".
Rev. 1.01 May 7, 2008
REJ11J0015-0101
Creating and Running a New Project Workspace
Figure 5.3.9 Section Settings (1)
Figure 5.3.10 Section Settings(2)
5.3.5 Setting Linker Options
5-15

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7670

Table of Contents