Download Print this page

Hitachi 57S715 Manual page 33

Dp-4x chassis training
Hide thumbs Also See for 57S715:

Advertisement

DP-4X MICROPROCESSOR DATA COMMUNICATIONS CIRCUIT EXPLANATION
Microprocessor Data Communications circuit diagram.
(See DP-4X Microprocessor Data Communications Circuit Diagram for Details)
The Microprocessor I004 must keep in communication with the Chassis to maintain control over the individual
circuits. Some of the circuits must return information as well so the Microprocessor will know how to respond to
different request.
The Microprocessor uses two types of communication for control, I
2
lines . The I
C communication scheme only requires 2 lines for control. These lines are called SDA and SCL.
Serial Data and Serial Clock respectively.
Also, due to the fact that this Microprocessor operates at 3.3Vdc, it requires a Level Shift IC to bring the DC
level of the control lines up to make it compatible with the connected components. The Level Shift IC also brings
the DC levels down as outside circuits communicate with the microprocessor.
The Microprocessor communicates with the following ICs:
ON THE TUNER PWB:
U301 Main Tuner
U302 PinP Tuner
ON THE SIGNAL PWB:
UD2003 Digital Module (ATSC Tuner)
UY01 Flex Converter
I007 and I011 EEPROM
I009 Level Shift
IA01 Audio Control
IV01 A/V Selector
IV02 3D Y/C
IV08 1H Main Video Chroma
IV12 1H Sub Video Chroma Selector
IY04 Rainforest (RGB Processor)
I501 Sub Y Pr/Pb Selector
I502 Main Y Pr/Pb Selector
I401 Audio Selector
I402 Video Selector
ON THE SUB DEFLECTION PWB:
IB01 Vertical Drive
The following explanation will deal with the communication paths used between the Microprocessor and the re-
spected ICs.
ON THE TUNER PWB:
U301 Main Tuner (with MTS outputs) and U302 Sub Tuner (mono Audio Output).
The Microprocessor I004 controls the Tuners by SDA2 (Data) and SCL2 (Clock) I
SCL2 and SDA2 lines for the Tuners are output from the Microprocessor I004 at pins (31 SDA2 and 28 SCL2)
respectively. These lines go through the connector PTU1 pins (10 and 9) then directly to the Tuners, SDA2 at pin
(5) and SCL2 at pin (4). These lines control band switching, programmable divider set-up information, pulse
swallow tuning selection, etc...
2
C Bus and the Serial Data, Clock and Load
2
C communication lines.
(Continued on page 2)
PAGE 02-01

Advertisement

loading

This manual is also suitable for:

51s71565f71057f71051f71051f51057f510