Chapter 2 Replacement Of Cpu Module; List Of Alternative Models Of Cpu Module - Mitsubishi Electric MELSEC Q Series Handbook

Hide thumbs Also See for MELSEC Q Series:
Table of Contents

Advertisement

2
REPLACEMENT OF CPU MODULE
2

2.1 List of Alternative Models of CPU Module

The following is an example of alternative Q series CPU modules that can be chosen based on
compatibility with previous AnS/QnAS series CPU. The optimal AnS/QnAS series replacement may be
selected based on type of control, specifications, system scalability and cost.
AnS/QnAS series model
Product
Model
A1SJHCPU/
CPU module
A1SJCPU/
A1SJCPU-S3
REPLACEMENT OF CPU MODULE
2
Model
1) I/O control: Refresh/direct switch Refresh only
2) Processing speed (LD instruction) : During refresh
3) PC MIX value: 0.4 4.92
4) Number of I/O points: 256 points
5) Number of I/O device points: 2048 points 8192 points
6) Program capacity: 8k steps 10k steps
Q00UJCPU
7) Number of file register points: 4k/8k points 0 points
8) Number of extension stages: 1 stage 2 stages (GOT bus connection can be made up to
2 stages.)
9) Applicable memory: Built-in RAM/E
program memory/Standard ROM
10) Microcomputer program: available not available
11) Structure: 5-slot base unit, CPU module, and power supply module are integrated.
1) I/O control: Refresh/direct switch Refresh only
2) Processing speed (LD instruction) : During refresh
3) PC MIX value: 0.4 7.36
4) Number of I/O points: 256 points 1024 points
5) Number of I/O device points: 2048 points 8192 points
6) Program capacity: 8k steps 10k steps
Q00UCPU
7) Number of file register points: 4k/8k points 64k points
8) Number of extension stages: 1 stage 4 stages (GOT bus connection can be made up to
4 stages.)
9) Applicable memory: Built-in RAM/E
program memory/Standard RAM/Standard ROM
10) Microcomputer program: available not available
11) Structure: 5-slot base unit, CPU module, and power supply module are integrated.
 Main base unit, CPU module, and power supply module are separated.
Q series alternative model
Remarks (restrictions)
0.33µs (A1SJHCPU)  0.12µs
1.0μs (A1SJCPU/A1SJCPU-S3)  0.12μs
*4
2
PROM cassette (sold separately)
0.33µs (A1SJHCPU)  0.08µs
1.0μs (A1SJCPU/A1SJCPU-S3)  0.12μs
*4
2
PROM cassette (sold separately)
2
- 1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec-ans/qnas

Table of Contents