Mitsubishi Electric MELSEC Q Series Handbook page 228

7
REPLACEMENT OF PROGRAM
(2) Index register 32-bit specification
When using index register as 32-bit instruction in the AnS series, Z and V that has the same number
with Z are processed as low-order 16-bit value and high-order 16-bit value, respectively.
However, the Q series processes Zn and Zn + 1 as low-order 16 bits and high-order 16 bits,
respectively.
If a program to which "Change PLC type" is performed includes index register with 32-bit specification,
reviewing the index register after "Change PLC type" is necessary.
The following shows an example using an instruction whose operation result will be in 32 bits.
Instruction
DMOV D0 Z1
/ D0 D1 Z1
When utilizing the AnS series program to the Q series with "Change PLC type", the operation result may
be stored to the index register having different number as intended one.
(Example)
AnS series
Replaced by the
Q series with
"Change PLC type"
7
- 41
AnS series
V1, Z1
(High order) (Low order) (High order) (Low order)
Z1 (Quotient)
V1 (Remainder)
Device replaced with "Change PLC type".
Modify this to Z1.
Q series
Z2, Z1
Z1 (Quotient)
Z2 (Remainder)
Z and V store quotient
and remainder,
respectively.
Z0 and Z1 store quotient
and remainder,
respectively.