Hardware - Cypress CYW943907AEVAL1F User Manual

Hide thumbs Also See for CYW943907AEVAL1F:
Table of Contents

Advertisement

4. Hardware

This chapter describes the CYW943907AEVAL1F EVK hardware and its different blocks, such as Bootstrap, reset control,
Arduino-compatible headers, and module connectors. The schematic is available as part of the CYW943907AEVAL1F
Hardware Files.zip file at http://www.cypress.com/documentation/development-kitsboards/cyw943907aeval1f-evaluation-kit.
Bootstrap options available in the CYW943907AEVAL1F EVK are shown in
(POR) to determine various operating modes. Sampling occurs a few milliseconds after an internal POR or deassertion of the
external POR. After the POR, each pin assumes the GPIO or alternative function specified in the CYW43907 Alternate GPIO
function table in the
CYW43907
Ensure the gSPI mode and SDIO Host are not turned ON at the same time because they share the same set of lines. For
more information regarding bootstrap options, refer to the
Bootstrap options other than GPIO_7 and GPIO_13, are not available for the user to modify in this board.
To change Bootstrap options for GPIO_7 and GPIO_13, refer to the "Bootstraps, Flash" page of schematics.
Pin
gSPI Mode
GPIO_1
0 = Enable gSPI Mode
1 = Disable gSPI Mode
WCPU Boot Mode:
GPIO_7
0 = TCROM Boot
1 = TCMSRAM Boot
ACPU Boot Mode:
GPIO_11
0 = SOCROM Boot
1 = SOCSRAM Boot
SDIO Mode:
GPIO_13
0 = SDIO Device
1 = SDIO Host
PMU VTRIM_enable
0 = VTRIM disable
GPIO_15
1 = PMU VTRIM enabled
Note: GPIO_15 is not a strap option for the B0
silicon revision of the device.
Host DAP Clock Sel
1 = Enable XTAL clock for DAP subsystem
RF_SW_CTRL_5
0 = Disable Use Test clock TCK for DAP
subsystem
PMU resource initialization mode selection
RF_SW_CTRL_7
1 = Mode 1
0 = Mode 2
LPO (Low Power oscillator) Selection:
RF_SW_CTRL_9
0 = LPO from HIB (Hibernation Block)
1 = Internal 32 kHz LPO
CYW943907AEVAL1F Evaluation Kit User Guide, Doc. No. 002-18703 Rev. *B
datasheet.
Table 4-1. Bootstrap Options Available in CYW943907AEVAL1F EVK
Strap Function
Table
4-1. Pins are sampled at power-on reset
CYW43907
Datasheet.
Chip Default
0
0
0
0
0
0
0
0
Strap Pull
Board Default
0
1
R135=10k to WLAN_VDDIO
0
1
R141=10k to WLAN_VDDIO
0
0
0
0
28

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the CYW943907AEVAL1F and is the answer not in the manual?

Questions and answers

Table of Contents