Process Image; Table 23: Process Image; Table 24: Mappzd; Table 26: Status Byte S1 - WAGO 750-637/040-001 Manual

Incremental encoder interface; 24 vdc; differential input; 32 bits; extreme for wago-i/o-system 750 xtr
Table of Contents

Advertisement

WAGO-I/O-SYSTEM 750 XTR
750-637/040-001 Inc. Encoder 24 VDC Diff 32Bit XTR
4

Process Image

Mapping of process data in the process image of fieldbus systems
The representation of the I/O modules' process data in the process image
depends on the fieldbus coupler/controller used. Please take this information as
well as the particular design of the respective control/status bytes from the
section "Fieldbus Specific Design of the Process Data" included in the description
concerning the process image of the fieldbus coupler/controller used.
The I/O module provides the fieldbus coupler/controller with a 6-byte input and
output process image via 2 logical channels.
The set values to be set are stored in 4 output bytes (D0 ... D3). The read-in
process data is stored in the 4 input bytes (D0 ... D3). Two control bytes (C0, C1)
and two status bytes (S0, S1) control the data flow and are used to select the set
and actual values.

Table 23: Process Image

S0
D0
D1
S1
D2
D3
Various process data is displayed as a function of bit 0 and bit 1 in control byte
C1 (see Table "MapPZD"):
Counter value
Latch value
Rate
Set value
The setting is mirrored in bit 0 and bit 1 of status byte S1.

Table 24: MapPZD

Bit 1
0
0
1
1
Input
Status byte S0
Process data byte 0 (LSB)
Process data byte 1
Status byte S1
Process data byte 2
Process data byte 3 (MSB)
MapPZD (Control Byte C1/ Status Byte S1, Bit 0 and Bit 1)
Bit 0
0
Count value
1
Latch value
0
Rate in increments per milliseconds
1
Set value
Process Image
C0
Control byte C0
D0
Set value byte 0 (LSB)
D1
Set value byte 1
C1
Control byte C1
D2
Set value byte 2
D3
Set value byte 3 (MSB)
Coding of Process Data
Process Image
31
Output
Manual
Version 1.1.0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Inc. encoder 24 vdc diff 32bit xtr

Table of Contents