WAGO 750-637/040-001 Manual page 34

Incremental encoder interface; 24 vdc; differential input; 32 bits; extreme for wago-i/o-system 750 xtr
Table of Contents

Advertisement

34
Process Image
Table 27: Control Byte C0
Bit 7
0
EN_LATC
EN_LAT_EXT
CNT_SET
RESET
UNDERFLOW
RESET
OVERFLOW
SetLoad Ext
OpMode
0
Manual
Version 1.1.0
750-637/040-001 Inc. Encoder 24 VDC Diff 32Bit XTR
Control Byte C0
Bit 6
Bit 5
OpMode
SetLoad
RESET
Ext
The initial point of the encoder is enabled
On a positive edge at input C, the counter value is
Capture Mode:
transferred to the Latch register.
On a positive edge at input C, the counter value is
Preload Mode:
transferred to the Latch register.
The set value is loaded to the counter.
Confirmation is canceled on a negative edge at EN_LATC. EL_LATC is
dominant over EN_LAT_EXT.
The external Latch input is enabled
On a positive edge at the LATCH input, the counter
Capture Mode:
value is transferred to the Latch register.
On a positive edge at the LATCH input, the counter
Preload Mode:
value is transferred to the Latch register.
The set value is loaded to the counter.
Confirmation is canceled on a negative edge at EN_LAT_EXT.
On a positive edge, the counter is initialized to the set value
The UNDERFLOW status bit (S0.3) is reset on a positive edge.
The OVERFLOW status bit (S0.4) is reset on a positive edge.
On a positive edge, the set value to which the counter is to be set
for an external event is transferred to the process data.
OpMode
0:
Capture Mode: The counter is latched by a trigger signal
Preload Mode: The counter is latched by a trigger
1:
signal. The set value is then loaded to the counter.
Reserved
WAGO-I/O-SYSTEM 750 XTR
Bit 4
Bit 3
RESET
CNT_SET
OVER-
UNDER-
FLOW
FLOW
Bit 2
Bit 1
Bit 0
EN_LAT_
EN_LATC
EXT

Advertisement

Table of Contents
loading

This manual is also suitable for:

Inc. encoder 24 vdc diff 32bit xtr

Table of Contents