Page 2
!"
# $"
"
%&%"
AXIOMTEK is a trademark of AXIOMTEK Co., Ltd. IBM is a registered trademark of International Business Machines Corporation. MS-DOS, Windows 95 are trademarks of Microsoft Corporation. Other brand names and trademarks are the properties...
Page 10
SBC8241486 All-in-One Half-size CPU Card User’s Manual 6
7"
"5
&6%
!#1)
4
$*+)'2
*
$
8(*)'2
!
*
* **
! #" Bus Type: ISA bus; 98 pins for 16-bit ISA interface #" CPU: Supports Intel/AMD 80486DX 33/66/100/133 MHz #"...
Page 11
SBC8241 486 All-in-One Half-size CPU Card User’s Manual #" Parallel Port: Enhanced bi-directional SPP/EPP/ECP parallel port Serial port: #" !" One RS232 port with 16C550 UART !" One RS232/422/485 port with 16C550 UART #" Watchdog Timer: Can generate a system RESET with timer intervals at 0.5 –...
Page 12
SBC8241486 All-in-One Half-size CPU Card User’s Manual
...
Page 13
SBC8241 486 All-in-One Half-size CPU Card User’s Manual
$
=
%&'()# Jumpers and Connectors...
Page 14
SBC8241486 All-in-One Half-size CPU Card User’s Manual " #$
Options Settings Short 1-3, 2-4 5.0V Short 3-5, 4-6 3.45V
!
" Options Settings Write Back Open Write Through Short "
!
# Options Settings Intel DX/DX2/DX4 W/T Open Intel DX4 W/B Open: 3x;...
Page 17
SBC8241 486 All-in-One Half-size CPU Card User’s Manual
$
%&'()#)'2*
*
$
/
> !" Passive backplane (optional) !" Power supply !" IBM PC/AT keyboard Display monitor !" !" Floppy or hard disk with MS-DOS or Flash Disk emulator % &
& 1.
Page 18
SBC8241 486 All-in-One Half-size User’s Manual %" ! ' 1. Place the CPU at the middle of the socket, orienting its pin 1 (notched corner) with pin 1 of the socket. 2. Align the CPU to the socket in order to avoid breaking the pins.
Page 20
SBC8241 486 All-in-One Half-size User’s Manual for example), you will need to re-enter the configuration with SETUP. Activating/deactivating various features - the chipset #" on CPU card allows software control of shadow RAM and other features. You will need to run SETUP to activate or deactivate these features.
Page 21
SBC8241 486 All-in-One Half-size User’s Manual C5
D
%$E"3"6%%5$
%
6%%5$
#
%5+
0+.
+. .
%$
4 + $
&6%
5
;↓< *;→<
4
5
;↑<;←<
#"
+
+. .
%$
4 $
%
6%%5$
/
$%
6%
> Date/Time #" Select this item to change the date or time. The current date and time are displayed.
Page 22
SBC8241 486 All-in-One Half-size User’s Manual #" Floppy Drive A:, B: Choose the Floppy Drive A: or B: item to specify the floppy drive type. The settings are 360 KB 5¼”, 1.2 MB 5¼”, 720 KB 3½”, 1.44 MB 3½”, 2.88 MB 3½”, or Not Installed.
SBC8241 486 All-in-One Half-size User’s Manual If enabled in BIOS Setup and supported by the hard disk, AMI BIOS enables LBA mode and translates the physical parameters of the hard disk drive. If the hard disk is formatted, AMIBIOS enables LBA mode.
Page 24
SBC8241 486 All-in-One Half-size User’s Manual 32444 5067
89:;<=> The following appears after any attempt to format any cylinder, head, or sector of any hard disk drive via the BIOS INT 13 Hard Disk Drive Service: .
444 5067
89:;<=> $
%
6%%5$
$
"
$
...
SBC8241 486 All-in-One Half-size User’s Manual #
.5+.
%$
4 $
"FE5"6%%5$ "FE5"6%%5$
C5
D$"FE5"6%%5$
*
Quick Boot #" Set this option to Enabled to instruct AMIBIOS to boot quickly when the computer is powered on. This option replaces the old Above 1 MB Memory Test Advanced Setup option.
Page 27
SBC8241 486 All-in-One Half-size User’s Manual #" Floppy Drive Seek Setting this option to Enabled instructs floppy drive A: to perform a Seek operation at system boot. The settings are Disabled (default) or Enabled. #" Primary Display This option specifies the type of display monitor and adapter connected to the computer.
Page 28
SBC8241 486 All-in-One Half-size User’s Manual #" System BIOS Shadow Cacheable When this option is set to Enabled, the contents of the F0000h system memory segment can be read from or written to L2 secondary cache memory. The contents of the F0000h memory segment are always copied from the BIOS ROM to system RAM for faster execution.
Page 29
SBC8241 486 All-in-One Half-size User’s Manual #" Memory Hole At 15-16M Use this option to specify an area in memory that cannot be addressed on the ISA bus. The settings are Disabled (default) or Enabled. % '
$
%
...
SBC8241 486 All-in-One Half-size User’s Manual Setting Description The parallel port can be used with devices that adhere to the Enhanced Parallel Port (EPP) specification. EPP uses the existing parallel port signals to provide asymmetric bi-directional data transfer driven by the host device.
Page 32
SBC8241 486 All-in-One Half-size User’s Manual . !!
! - '/
@
7%&6%%
7%%
%5$
$7%
*
()0
/
%
6%%5$
%5$
% C5%D
H%F5%5$$E0%E"5I$H
$
6%
4C@D A
$
/
NOTE: If the computer halts or there is no display after the SETUP values, reboot the system and enter SETUP by pressing the <DEL>...
Page 33
SBC8241 486 All-in-One Half-size User’s Manual 4 (!
*
*;6%$< /
&6%%5$
/
C"5,D
&6%%5$$
C7#D Check if your HDD cable is connected C: drive error properly. Possible fixed disk or fixed disk C: drive failure controller failure. RUN SETUP Utility and enter the correct fixed disk drive type.
Page 35
SBC8241 486 All-in-One Half-size User’s Manual
! "#
IDE Interface Connector: CN1 Description Description Reset # Data 7 Data 8 Data 6 Data 9 Data 5 Data 10 Data 4 Data 11 Data 3 Data 12 Data 2 Data 13...
Page 36
SBC8241 486 All-in-One Half-size User’s Manual Floppy Disk Connector: CN2 Description Description Reduce write current N.C. N.C. Index # Motor enable A# Drive select B# Drive select A# Motor enable B# Direction # STEP# Write data # Write gate #...
SBC8241 486 All-in-One Half-size User’s Manual Parallel Port Connector: CN3 Description Description Strobe # Auto Form Feed # Data 0 Error # Data 1 Initialize # Data 2 Printer Select In # Data 3 Data 4 Data 5 Data 6...
Page 38
SBC8241 486 All-in-One Half-size User’s Manual Serial Port Connectors: CN5, CN6 Description Data Carrier Detect (DCD) (+5V/+12V) Receive Data (RXD) Transmit Data (DRT Data Terminal Ready (DTR) Ground (GND Data Set Ready (DSR Request to Send (RTS) Clear to Send (CTS...
Page 41
SBC8241 486 All-in-One Half-size User’s Manual
! $
%
5! 7
&6%6%$
+ "
"
Beeps Error Message Description The memory refresh circuitry is Refresh Failure faulty. Parity error in the base memory (the Parity Error first 64 KB block) of memory.
Page 42
SBC8241 486 All-in-One Half-size User’s Manual )!6'!! 7 $!6$
!0
7! If it beeps... then... re-install the memory SIMMs or DIPs. If the 1, 2, or 3 times... system still beeps, replace the memory. re-install the keyboard controller chip. If it still beeps, replace the keyboard controller.
Page 43
SBC8241 486 All-in-One Half-size User’s Manual Checkpoint Description BAT command to keyboard controller is to be issued. Keyboard controller BAT result verified. Any initialization after KB controller BAT to be done next. Initialization after KB controller BAT done. Keyboard command byte to be written next.
Page 44
SBC8241 486 All-in-One Half-size User’s Manual Checkpoint Description KB controller I/B free. Going to issue the BAT command to keyboard controller. BAT command to keyboard controller is issued. Going to verify the BAT command. Keyboard controller BAT result verified. Any initialization after KB controller BAT to be done next.
Page 45
SBC8241 486 All-in-One Half-size User’s Manual Checkpoint Description Initialization before setting Video mode is complete. Going for monochrome mode and color mode setting. Different BUSes init (system, static, output devices) to start if present. (Please see Reference for details of different...
Page 46
SBC8241 486 All-in-One Half-size User’s Manual Checkpoint Description Interrupts enabled (if diagnostics switch is on). Going to initialize data to check memory wrap around at 0:0. Data initialized. Going to check for memory wrap around at 0:0 and finding the total system memory size.
Page 47
SBC8241 486 All-in-One Half-size User’s Manual Checkpoint Description DMA page register test passed. About to go for DMA #1 base register test. DMA #1 base register test passed. About to go for DMA #2 base register test. DMA #2 base register test passed.
Page 48
SBC8241 486 All-in-One Half-size User’s Manual Checkpoint Description Mouse check and initialization complete. Going for hard disk controller reset. Hard disk controller reset done. Floppy setup to be done next. Floppy setup complete. Hard disk setup to be done next.
Page 49
SBC8241 486 All-in-One Half-size User’s Manual Checkpoint Description Memory wait states programming over. Going to clear the screen and enable parity/NMI. NMI and parity enabled. Going to do any initialization required before giving control to optional ROM at E000. Initialization before E000 ROM control over.
Page 50
SBC8241 486 All-in-One Half-size User’s Manual $
&6%
54
&' Beep Error Message Description Code The memory refresh circuitry the motherboard 1 beep Refresh Failure is faulty. A parity error was detected in the first 64KB Parity Error 2 beeps block of memory.
Need help?
Do you have a question about the SBC8241 and is the answer not in the manual?
Questions and answers