Vlynq Port Registers; Vlynq Register Address Space; Vlynq Port Controller Registers - Texas Instruments SPRU938B User Manual

Texas instruments vlynq port user's guide
Table of Contents

Advertisement

VLYNQ Port Registers

3
VLYNQ Port Registers
Table 4
describes the address space for the VLYNQ registers and memory.
Block Name
VLYNQ Control Registers
Reserved
VLYNQ Remote Memory Map
Table 5
lists the memory-mapped registers for the VLYNQ port controller. See the device-specific data
manual for the memory address of these registers.
The first 128 bytes map to the VLYNQ configuration registers that are maintained by the local (device)
VLYNQ register control module while the second 128 bytes map to the remote configuration registers that
are physically located in the remote device linked by the VLYNQ serial interface. Any access to the
second set of registers causes VLYNQ to issue a read or write VLYNQ packet to be transmitted and only
completes if a link is established between the two devices.
Offset
Acronym
0h
REVID
4h
CTRL
8h
STAT
Ch
INTPRI
10h
INTSTATCLR
14h
INTPENDSET
18h
INTPTR
1Ch
XAM
20h
RAMS1
24h
RAMO1
28h
RAMS2
2Ch
RAMO2
30h
RAMS3
34h
RAMO3
38h
RAMS4
3Ch
RAMO4
40h
CHIPVER
44h
AUTNGO
24
VLYNQ Port
Table 4. VLYNQ Register Address Space
Start Address
01E0 1000h
01E0 1200h
4C00 0000h
Table 5. VLYNQ Port Controller Registers
Register Description
Revision Register
Control Register
Status Register
Interrupt Priority Vector Status/Clear Register
Interrupt Status/Clear Register
Interrupt Pending/Set Register
Interrupt Pointer Register
Transmit Address Map Register
Receive Address Map Size 1 Register
Receive Address Map Offset 1 Register
Receive Address Map Size 2 Register
Receive Address Map Offset 2 Register
Receive Address Map Size 3 Register
Receive Address Map Offset 3 Register
Receive Address Map Size 4 Register
Receive Address Map Offset 4 Register
Chip Version Register
Auto Negotiation Register
End Address
01E0 11FFh
01E0 1FFFh
4FFF FFFFh
Submit Documentation Feedback
www.ti.com
Size
512 bytes
-
64 Mbytes
Section
Section 3.1
Section 3.2
Section 3.3
Section 3.4
Section 3.5
Section 3.6
Section 3.7
Section 3.8
Section 3.9
Section 3.10
Section 3.11
Section 3.12
Section 3.13
Section 3.14
Section 3.15
Section 3.16
Section 3.17
Section 3.18
SPRU938B – September 2007

Advertisement

Table of Contents
loading

Table of Contents