Register 0X6 - Channel Selection - Triggers - Decimator - Sundance Spas SMT370v2 User Manual

Table of Contents

Advertisement

Version 1.0
Register 0x6 – Channel selection – Triggers – Decimator for ADCs.
Bit number
Bit 31
Bit 30
Bit 29
Bit 28
Bit 27
Bit 26
Bit 25
Bit 24
Bit 23
Bit 22
Bit 21
Bit 20
Bit 17-19
Bit 16
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Channel A selection: "000"=Disable; "001"=Counter clock A; "010"=Channel A two's complement
encoding; "011"=Channel A binary encoding.
Channel B selection: "000"=Disable; "001"=Counter clock B; "010"=Channel B two's complement
encoding; "011"=Channel B binary encoding.
Page 33 of 44
Decimation Factor Channel B – Bit 4
Decimation Factor Channel B – Bit 3
Decimation Factor Channel B – Bit 2
Decimation Factor Channel B – Bit 1
Decimation Factor Channel B – Bit 0
Decimation Factor Channel A – Bit 4
Decimation Factor Channel A – Bit 3
Decimation Factor Channel A – Bit 2
Decimation Factor Channel A – Bit 1
Decimation Factor Channel A – Bit 0
External Trigger Level ('0'=Active low; '1'=Active high)
External Trigger Enable ('0'=External Trigger Disabled; '1'=Enabled)
Channel A Selection Enable – Bit 2.
Channel A Selection Enable – Bit 1.
Channel A Selection Enable – Bit 0.
Channel B Selection Enable – Bit 2.
Channel B Selection Enable – Bit 1.
Channel B Selection Enable – Bit 0.
Description
0
1
1
0
Not Used.
Not Used.
Not Used.
SMT370v2 User Manual

Advertisement

Table of Contents
loading

Table of Contents