Table of Contents
Advertisement
AT90S1200 Register Summary
Address
Name
$3F
SREG
$3E
Reserved
$3D
Reserved
$3C
Reserved
$3B
GIMSK
$3A
Reserved
$39
TIMSK
$38
TIFR
$37
Reserved
$36
Reserved
$35
MCUCR
$34
Reserved
$33
TCCR0
$32
TCNT0
$31
Reserved
$30
Reserved
$2F
Reserved
$2E
Reserved
$2D
Reserved
$2C
Reserved
$2B
Reserved
$2A
Reserved
$29
Reserved
$28
Reserved
$27
Reserved
$26
Reserved
$25
Reserved
$24
Reserved
$23
Reserved
$22
Reserved
$21
WDTCR
$20
Reserved
$1F
Reserved
$1E
EEAR
$1D
EEDR
$1C
EECR
$1B
Reserved
$1A
Reserved
$19
Reserved
$18
PORTB
$17
DDRB
$16
PINB
$15
Reserved
$14
Reserved
$13
Reserved
$12
PORTD
$11
DDRD
$10
PIND
$0F
Reserved
...
Reserved
$09
Reserved
$08
ACSR
...
Reserved
$00
Reserved
Notes:
1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses
should never be written.
2. Some of the status flags are cleared by writing a logical "1" to them. Note that the CBI and SBI instructions will operate on all
bits in the I/O register, writing a "1" back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work
with registers $00 to $1F only.
AT90S1200
62
Bit 7
Bit 6
Bit 5
I
T
H
-
INT0
-
-
-
-
-
-
-
-
-
SE
-
-
-
-
-
-
-
-
-
-
PORTB7
PORTB6
PORTB5
DDB7
DDB6
DDB5
PINB7
PINB6
PINB5
-
PORTD6
PORTD5
-
DDD6
DDD5
-
PIND6
PIND5
ACD
-
ACO
Bit 4
Bit 3
Bit 2
S
V
N
-
-
-
-
-
-
-
-
-
SM
-
-
-
-
CS02
Timer/Counter0 (8 Bits)
-
WDE
WDP2
EEPROM Address Register
EEPROM Data Register
-
-
-
PORTB4
PORTB3
PORTB2
DDB4
DDB3
DDB2
PINB4
PINB3
PINB2
PORTD4
PORTD3
PORTD2
DDD4
DDD3
DDD2
PIND4
PIND3
PIND2
ACI
ACIE
-
Bit 1
Bit 0
Page
Z
C
page 11
-
-
page 15
TOIE0
-
page 16
TOV0
-
page 16
ISC01
ISC00
page 18
CS01
CS00
page 21
page 22
WDP1
WDP0
page 23
page 25
page 25
EEWE
EERE
page 25
PORTB1
PORTB0
page 29
DDB1
DDB0
page 29
PINB1
PINB0
page 29
PORTD1
PORTD0
page 34
DDD1
DDD0
page 34
PIND1
PIND0
page 34
ACIS1
ACIS0
page 27
0838H–AVR–03/02
Advertisement
Table of Contents
