Table of Contents
Advertisement
Page 132 of 136
Mode of operation
553-3121-100
Standard 2.0
Chapter 13 — NTMW04 1.5 Mb DTI/PRI
Circuity within an EPLD will emulate the control and status register bits
needed for the clock controller interface. No secondary reference will be
allowed, and the primary reference will be the equipped clock controller.
T1TE settings
The T1 Transmit Equalization is set in LD 17 using the T1TE prompt. It can
be set in four different modes (0, 1, 2, 3) as shown in Table 51. Refer to the
Meridian 1 Option 11C Compact 1.5Mb DTI/PRI Guide for further details.
Table 51
Transmit Equalization Settings (LD 17)
T1TE
Setting
Distance
0 (default)
1
134-266 ft
2
267-399 ft
3
400-655 ft
Primary Reference Clock card setting
The Primary Reference Clock card is set in LD 73 using the PREF prompt.
Refer to the Meridian 1 Option 11C Compact 1.5Mb DTI/PRI Guide for
further details.
September 1998
0-133 ft
Advertisement
Table of Contents
