Mitsubishi Electric MELCEC Q Series User Manual page 69

A mode
Table of Contents

Advertisement

4.
CPU MODULE
The interrupt counters in C224 to C255 are allocated to the interrupt pointers I0 to I31 as
shown below, and count the occurrences of interrupts by those of I0 to I31.
Interrupt
pointer
Interrupt
Interrupt
counter
pointer
I0
C224
I8
I1
C225
I9
I2
C226
I10
I3
C227
I11
I4
C228
I12
I5
C229
I13
I6
C230
I14
I7
C231
I15
(d) The counter-use points can be set arbitrarily by 16 points using the serial
numbers.
By setting the counter which points to the number actually used, the counter
processing time subsequent to the END instruction can be shortened.
(e) The counter set values are as follows:
C0 to C255
:constant or word device (D)
C256 to C1023
(Allocate a storage device for the set value by setting
parameters.)
POINT
When the timer-use points are set to 257 points or more or the counter-use points
are set to 257 points or more, the set value storage devices (D, W, R) specified at
the time of timer/counter use point setup are automatically set in the serial
numbers.
<Example>
When the timer-use points are set to 512 points and the set value storage device
is set to D1000, D equivalent to 256 points (D1000 to D1255) in T256 to T511
becomes the devices for the set values using the continuous numbers.
Interrupt
Interrupt
counter
pointer
C232
I16
C233
I17
C234
I18
C235
I19
C236
I20
C237
I21
C238
I22
C239
I23
:word device (D, W, R)
4 - 23
Interrupt
Interrupt
Interrupt
counter
pointer
counter
C240
I24
C241
I25
C244
I26
C243
I27
C244
I28
C245
I29
C246
I30
C247
I31
C248
C249
C250
C251
C252
C253
C254
C255

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Qcpu-a seriesQ02cpu-aQ02hcpu-aQ06hcpu-a

Table of Contents