Simulating Svd - Epson S5U1C17001C Manual

Cmos 16-bit single chip microcontroller (c compiler package for s1c17 family) (ver. 3.1)
Hide thumbs Also See for S5U1C17001C:
Table of Contents

Advertisement

8 Debugger
8.7.5

Simulating SVD

The [ES-Sim] window allows control of the supply voltage level for evaluating the SVD operation.
 SVD control window
Click on the SVD control window select tab to display the SVD control window.
The SVD control window is initialized with voltage level 15 (maximum level).
 Setting voltage level
The voltage level can be set within 16 steps* from 0 (low) to 15 (high) using the voltage level setting buttons.
* The number of voltage levels is equivalent to the number of valid SVD compare voltages supported in the target model. The
number of available levels may be changed depending on the model.
Clicking the button changes the current voltage level and voltage indicator bar. At the same time, the compare voltage set in the
SVD control register in the emulation memory and the voltage level set in this window are compared and the result is written to
the SVD detection result register.
 SVD interrupt
If the target model supports the SVD interrupt, setting a voltage level lower than the SVD compare voltage in this window can
generate an interrupt.
8-72
Current voltage level
Voltage indicator bar
SVD control window
Seiko Epson Corporation
Voltage level setting buttons
S5U1C17001C Manual
(Rev. 1.0)

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the S5U1C17001C and is the answer not in the manual?

Table of Contents