Lsi53C1030 Functional Signal Grouping - LSI LSI53C1030 Technical Manual

Pci-x to dual channel ultra320 scsi multifunctio controller
Table of Contents

Advertisement

Figure 3.1

LSI53C1030 Functional Signal Grouping

System
Address
and Data
Interface
PCI Bus
Control
Interface
Arbitration
Error
Reporting
Interrupt
PCI Bus
Related Signals
GPIO
Interface
Memory
Interface
ZCR Interface
LSI53C1030
CLK
RST/
AD[63:0]
C_BE[7:0]/
PAR
PAR64
ACK64/
REQ64/
FRAME/
IRDY/
TRDY/
DEVSEL/
STOP/
IDSEL
REQ/
GNT/
PERR/
SERR/
INTA/
INTB/
ALT_INTA/
ALT_INTB/
PVT1
PVT2
GPIO[7:0]
A_LED/
B_LED/
HB_LED/
ADSC/
ADV/
BWE[1:0]/
FLSHALE[1:0]/
FLSHCE/
MAD[15:0]
MADP[1:0]
MCLK
MOE/
RAMCE/
SerialCLK
SerialDATA
ZCR_EN/
IOPD_GNT/
Signal Organization
Version 2.1
Copyright © 2001, 2002, 2003 by LSI Logic Corporation. All rights reserved.
SCLK
A_SD[15:0]±
A_SDP[1:0]±
A_DIFFSENS
A_RBIAS
A_SCD ±
A_SIO ±
A_SMSG ±
A_SREQ ±
A_SACK ±
A_SCTRL/
A_SBSY ±
A_SATN ±
A_SRST ±
A_SSEL ±
B_SD[15:0] ±
B_SDP[1:0]±
B_DIFFSENS
B_RBIAS
B_SCD ±
B_SIO ±
B_SMSG ±
B_SREQ ±
B_SACK ±
B_SCTRL/
B_SBSY ±
B_SATN ±
B_SRST±
B_SSEL ±
TST_RST/
TCK_CHIP
TDI_CHIP
TDO_CHIP
TMS_CHIP
RTCK_ICE
TRST_ICE/
TCK_ICE
TDI_ICE
TDO_ICE
TMS_ICE
TRACECLK
TRACEPKT[7:0]
TRACESYNC
PIPESTAT[2:0]
SCANEN
SCANMODE
IDDTN
CLKMODE_0
CLKMODE_1
DIS_PCI_FSN/
DIS_SCSI_FSN/
TESTACLK
TESTHCLK
TN
TESTCLKEN
SCSI
Function
A
SCSI Bus
Interface
SCSI
Function
B
Test
Interface
3-3

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents