Sign In
Upload
Manuals
Brands
LSI Manuals
Controller
LSI53C1510
LSI LSI53C1510 Manuals
Manuals and User Guides for LSI LSI53C1510. We have
1
LSI LSI53C1510 manual available for free PDF download: Technical Manual
LSI LSI53C1510 Technical Manual (198 pages)
I2O-Ready PCI RAID Ultra2 SCSI Controller
Brand:
LSI
| Category:
Controller
| Size: 2.14 MB
Table of Contents
Table of Contents
7
Chapter 1 Introduction
15
LSI53C1510 Block Diagram
16
Module Overviews
17
PCI Interface
17
Memory Controller
17
I2O Message Unit
17
ARM7TDMI RISC Processor
18
RAID Parity Assist Engine (PAE)
18
SCSI Cores
18
LSI53C1510 Features
18
Features List
19
LSI53C1510 Benefits
19
Ultra2 SCSI Benefits
19
Lvdlink™ Benefits
20
Tolerant ® Technology Benefits
20
I2O Benefits
21
PAE Benefits
21
ARM7TDMI RISC Processor Benefits
22
LSI53C1510 Benefits Summary
22
PCI Performance
22
SCSI Performance
22
RAID Performance
23
Testability
23
Integration
24
Reliability
24
Applications
25
Embedded Motherboard Application
25
Typical LSI53C1510 Mainboard Applications
25
Host Adapter Board Application
26
Typical LSI53C1510 Host Adapter Board Application
26
General Description
15
Block Diagram
16
Chapter 2 Functional Description
27
Modes of Operation
28
LSI53C1510 Overview
29
LSI53C1510 Block Diagram
29
Configuration and Initialization
30
ROM Size Configurations
31
I2O Overview
32
I2O Conceptual Overview
32
I2O Benefits
33
Example of LSI53C1510 Physical Configurations
33
The I2O Communications Model
34
Operational Overview
34
System Interface
34
Hardware Messaging Unit
36
The Host Interface
37
Messages
37
Message Transport
37
Request Message
38
Reply Message
40
LSI53C1510 Request Message Transport
40
LSI53C1510 Reply Message Transport
41
LSI53C1510 Protocol Engine
42
Random Block Storage Class
42
Supported Random Block Storage Messages
43
Support Components
44
Typical Implementations
44
DRAM Memory
45
Flash ROM
45
Serial EEPROM
45
Chapter 3 Software Description
47
Management Software Features
49
RAID Firmware Features
49
RAID Levels 0, 1, 3, 5, and
50
Caching
51
Runs in Optimal and Degraded Mode
51
Hardware Assisted Parity Calculation
52
Tagged Command Queuing
52
Global Hot Spare Drives
52
Hot Swap Drive with Automatic, Transparent Reconstruction
53
Variable Stripe Size
53
Online Dynamic Capacity Expansion
53
Online RAID Level Migration/Reconfiguration
53
Battery Backup Support and Cache Recovery
54
Supports SAF-TE
54
Memory Requirements
54
SDMS Software
54
Chapter 4 Signal Descriptions
57
Signal Groupings
58
LSI53C1510 Functional Signal Groupings
59
PCI Interface Signals
60
System Signals
60
Address and Data Signals
61
Interface Control Signals
62
Arbitration Signals
63
Interrupt Signals
63
ARM Signal
64
Error Recording Signals
64
Power Management Signal
64
GPIO Interface Signals
65
SCSI Interface Signals
66
SCSI Clock Signal
66
SCSI A-Channel Interface Signals
66
SCSI B-Channel Interface Signals
69
Memory Interface Signals
71
ROM/SRAM Interface Signals
71
SCAN Signals
72
DRAM Interface Signals
73
Miscellaneous Interface Signals
74
UART Interface Signals
74
JTAG Interface Signals
74
ARM Debug Interface Signals
75
RAID Interface Signal
75
Power and Ground Signals
76
Chapter 5 Registers (Nonintelligent Mode)
77
LSI53C1510 Block Diagram in Nonintelligent Mode
78
PCI Functional Description (Nonintelligent Mode)
79
PCI Addressing
79
PCI Bus Commands and Functions Supported
81
PCI Bus Commands Encoding
81
Internal Arbiter
85
PCI Cache Mode
85
PCI Configuration Register Map
86
PCI Configuration Registers (Nonintelligent Mode)
86
Differences from the LSI53C895 and the LSI53C896
102
Chapter 6 Registers (Intelligent Mode)
103
LSI53C1510 Block Diagram in Intelligent Mode
104
Programming Models
105
System Programming Model
105
Local Programming Model
105
PCI Configuration Registers (Intelligent Mode
106
Host Interface Registers (Intelligent Mode)
121
Shared Memory
129
Shared Memory Address Translation
129
PCI RAID Software Solutions
47
Pci Raid
47
Symplicity Storage Manager
48
Wind River Systems' Ixworks RTOS
49
Pin Type Description
57
Chapter 7 Specifications
131
DC Characteristics
131
Tolerant Technology Electrical Characteristics
131
Absolute Maximum Stress Ratings
132
LVD Driver
133
LVD Receiver
134
Bidirectional Signals—Gpio0, GPIO1, GPIO2, GPIO3 GPIO4
135
Input Signals—Clk, GNT/, IDSEL, RST/, SCLK, TCK TDI, TEST_HSC, TEST_RSTN, TMS
136
Tolerant Technology Electrical Characteristics
137
Tolerant Technology Electrical Characteristics for SE SCSI Signals
137
Rise and Fall Time Test Condition
138
SCSI Input Filtering
138
Hysteresis of SCSI Receivers
139
Input Current as a Function of Input Voltage
139
Output Current as a Function of Output Voltage
140
AC Characteristics
141
External Clock
141
Reset Input
142
Interrupt Output
143
PCI and External Memory Interface Timing Diagrams
144
Target Timing
144
PCI Configuration Register Read
145
PCI Configuration Register Write
146
Operating Registers/Scripts RAM Read, 32-Bit
147
Operating Registers/Scripts RAM Write, 32-Bit
148
Initiator Timing
150
Nonburst Opcode Fetch, 32-Bit Address and Data
150
Nonburst Opcode Fetch, 32-Bit Address and Data
151
Burst Opcode Fetch, 32-Bit Address and Data
152
Burst Opcode Fetch, 32-Bit Address and Data
153
Back-To-Back Read, 32-Bit Address and Data
154
Back-To-Back Read, 32-Bit Address and Data
155
Back-To-Back Write, 32-Bit Address and Data
156
Back-To-Back Write, 32-Bit Address and Data
157
Burst Read, 32-Bit Address and Data
158
Burst Read, 32-Bit Address and Data
159
Burst Write, 32-Bit Address and Data
160
External Memory Timing
161
Burst Write, 32-Bit Address and Data
161
EDO DRAM Burst Read
163
FLASH ROM Normal Read Only Mode
164
FLASH ROM Program/Verify Mode
165
SCSI Timing Diagrams
166
Initiator Asynchronous Send
166
Initiator Asynchronous Receive
167
Target Asynchronous Send
168
Target Asynchronous Receive
168
SCSI-1 Transfers (SE 5.0 Mbytes)
169
SCSI-2 Fast Transfers 10.0 Mbytes (8-Bit Transfers) or 20.0 Mbytes (16-Bit Transfers) 40 Mhz Clock
170
Ultra SCSI SE Transfers 20.0 Mbytes (8-Bit Transfers) or 40.0 Mbytes (16-Bit Transfers) Quadrupled 40 Mhz Clock
171
Initiator and Target Synchronous Transfer
172
Pinouts and Packaging
173
Left Half of the LSI53C1510 388 BGA Chip - Top View
174
Signal Names and BGA Position
176
Signal Names by BGA Position
177
LSI53C1510 388 Ball Grid Array
178
PBGA (II) Mechanical Drawing
179
Register Summary
181
A.1 LSI53C1510 PCI Registers (Nonintelligent Mode Register Map
181
A.2 LSI53C1510 PCI Registers (Intelligent Mode) Register Map
182
A.3 LSI53C1510 Host Interface Registers (Intelligent Mode)
184
Advertisement
Advertisement
Related Products
LSI LSI53C1000
LSI LSI53C895A
LSI LSI53C896
LSI LSI53C876
LSI LSI53C876E
LSI LSI53C1030
LSI LSISAS1068
LSI LSI53C810A
LSI LSI53C875A
LSI LSISAS9207-8e
LSI Categories
Controller
Host Adapter
Computer Hardware
Adapter
PCI Card
More LSI Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL