Lsi53C1000 Signal Grouping - LSI LSI53C1000 Technical Manual

Pci to ultra160 scsi controller
Table of Contents

Advertisement

Figure 3.1

LSI53C1000 Signal Grouping

System
Address
and
Data
Interface
PCI
Control
Bus
Interface
Arbitration
Error
Reporting
Interrupt
GPIO
Interface
Flash
ROM
and
Memory
Interface
CLK
ENABLE66
M66EN
RST/
AD[63:0]
C_BE[7:0]/
PAR
PAR64
ACK64/
REQ64/
FRAME/
TRDY/
IRDY/
STOP/
DEVSEL/
IDSEL
REQ/
GNT/
PERR/
SERR/
INTA/
ALT_INTA/
INT_DIR
GPIO0_FETCH/
GPIO1_MASTER/
GPIO2
GPIO3
GPIO4
MWE/
MCE/
MOE/_TESTOUT
MAS0/
MAS1/
MAD[7:0]
Signal Organization
LSI53C1000
SCLK
SD[15:0]/
SDP[1:0]/
DIFFSENS
SC_D/
SI_O/
SMSG/
SREQ/
SACK/
SBSY/
SATN/
SRST/
SSEL/
SCAN_MODE
TEST_HSC
TEST_PD
TEST_RST/
MOE/_TESTOUT
TCK
TMS
TDI
TDO
SCSI
Bus
Interface
Test
Interface
3-3

Advertisement

Table of Contents
loading

Table of Contents