I/O Memory Of Interrupt - Epson S1C63656 Technical Manual

Cmos 4-bit single chip microcomputer
Table of Contents

Advertisement

4.17.4 I/O memory of interrupt

Tables 4.17.4.1 shows the I/O addresses and the control bits for controlling interrupts.
Register
Address
D3
D2
SIK03
SIK02
SIK01
FF20H
R/W
KCP03 KCP02 KCP01 KCP00
FF22H
R/W
SIK13
SIK12
SIK11
FF24H
R/W
KCP13 KCP12 KCP11 KCP10
FF26H
R/W
0
0
ECTC1 ECTC0
FFE0H
R
0
0
EIPT1
FFE1H
R
0
0
FFE2H
R
0
0
FFE3H
R
0
0
FFE4H
R
EIT3
EIT2
FFE5H
R/W
EIRUN
EILAP
EISW1 EISW10
FFE6H
R/W
0
0
EIRFB
FFE7H
R
0
0
EISMD2 EISMD1
FFE8H
R
0
0
FFE9H
R
*1 Initial value at initial reset
*2 Not set in the circuit
S1C63656 TECHNICAL MANUAL
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Interrupt and HALT)
Table 4.17.4.1(a) Control bits of interrupt
∗1
D1
D0
Name Init
SIK03
0
SIK00
SIK02
0
SIK01
0
SIK00
0
KCP03
1
KCP02
1
KCP01
1
KCP00
1
SIK13
0
SIK10
SIK12
0
SIK11
0
SIK10
0
KCP13
1
KCP12
1
KCP11
1
KCP10
1
∗3
∗2
0
∗3
∗2
0
ECTC1
0
R/W
ECTC0
0
∗3
∗2
0
EIPT0
∗3
∗2
0
EIPT1
0
R/W
EIPT0
0
∗3
∗2
0
0
EISIF
∗3
∗2
0
∗3
∗2
0
R/W
EISIF
0
∗3
∗2
0
0
EIK0
∗3
∗2
0
∗3
∗2
0
R/W
EIK0
0
∗3
∗2
0
0
EIK1
∗3
∗2
0
∗3
∗2
0
R/W
EIK1
0
EIT3
0
EIT1
EIT0
EIT2
0
EIT1
0
EIT0
0
EIRUN
0
EILAP
0
EISW1
0
EISW10
0
∗3
∗2
0
EIRFM
∗3
∗2
0
EIRFB
0
R/W
EIRFM
0
∗3
∗2
0
∗3
∗2
0
EISMD2
0
R/W
EISMD1
0
∗3
∗2
0
0
EIT4
∗3
∗2
0
∗3
∗2
0
R/W
EIT4
0
*3 Constantly "0" when being read
1
0
Enable
Disable
Enable
Disable
K00–K03 interrupt selection register
Enable
Disable
Enable
Disable
K00–K03 input comparison register
Enable
Disable
Enable
Disable
K10–K13 interrupt selection register
Enable
Disable
Enable
Disable
K10–K13 input comparison register
Unused
Unused
Enable
Mask
Interrupt mask register (Programmable timer 1 compare match)
Enable
Mask
Interrupt mask register (Programmable timer 0 compare match)
Unused
Unused
Enable
Mask
Interrupt mask register (Programmable timer 1 underflow)
Enable
Mask
Interrupt mask register (Programmable timer 0 underflow)
Unused
Unused
Unused
Enable
Mask
Interrupt mask register (Serial I/F)
Unused
Unused
Unused
Enable
Mask
Interrupt mask register (K00–K03)
Unused
Unused
Unused
Enable
Mask
Interrupt mask register (K10–K13)
Enable
Mask
Interrupt mask register (Clock timer 1 Hz)
Enable
Mask
Interrupt mask register (Clock timer 2 Hz)
Enable
Mask
Interrupt mask register (Clock timer 8 Hz)
Enable
Mask
Interrupt mask register (Clock timer 32 Hz)
Enable
Mask
Interrupt mask register (Stopwatch direct RUN)
Enable
Mask
Interrupt mask register (Stopwatch direct LAP)
Enable
Mask
Interrupt mask register (Stopwatch timer 1 Hz)
Enable
Mask
Interrupt mask register (Stopwatch timer 10 Hz)
Unused
Unused
Enable
Mask
Interrupt mask register (R/f converter reference oscillate completion)
Enable
Mask
Interrupt mask register (R/f converter sensor oscillate completion)
Unused
Unused
Enable
Mask
Interrupt mask register (Motor driver Ch. 2)
Enable
Mask
Interrupt mask register (Motor driver Ch. 1)
Unused
Unused
Unused
Enable
Mask
Interrupt mask register (Clock timer 16 Hz)
EPSON
Comment
135

Advertisement

Table of Contents
loading

Table of Contents