Supported Gpio Register; Gpio Registers - Advantech AIIS-1200 User Manual

Embedded ipc
Hide thumbs Also See for AIIS-1200:
Table of Contents

Advertisement

B.1

Supported GPIO Register

Bellow see detailed descriptions of the GPIO addresses and a programming sample.
B.1.1

GPIO Registers

CRE4
(GP10-GP17 I/O selection register. Default 0xFF)
When set to '1', the respective GPIO port is programmed as an input port.
When set to '0', the respective GPIO port is programmed as an output port.
CRE5
(GP10-GP17 data register. Default 0x00)
If a port is programmed to be an output port, then its respective bit can be read/writ-
ten.
If a port is programmed to be an input port, then its respective bit can only be read.
CRE6
(GP10-GP17 inversion register. Default 0x00)
When set to '1', the incoming/outgoing port value is inverted.
When set to '0', the incoming/outgoing port value is the same as in data register.
Extended Function Index Registers (EFIRs)
The EFIRs are write-only registers with port address 2Eh or 4Eh on PC/AT systems.
Extended Function Data Registers (EFDRs)
The EFDRs are read/write registers with port address 2Fh or 4Fh on PC/AT systems
AIIS-1200 User Manual
56

Advertisement

Table of Contents
loading

Table of Contents