Connecting Circuits - Lucent Technologies 5ESS Manual

Hardware View

Connecting circuits

....................................................................................................................................................................................................................................
2 - 2 8
Table 2-4
Power
Bus
B
B
B
The PHs should be spread across power buses and fuses. Refer to
Chapter 4, "Engineering Considerations"
recommendations.
Ethernet cables provide the connection between the LLE2 paddle
Cabling
boards (located on the back plane of the unit) and the layer 2 switch
or router. The location of each LLE2 paddle board is dependent on the
equipage of the SIP PHs. The physical connection is by a Category 5
cable with RJ-45 connectors. The maximum length of an Ethernet
100BaseT cable is 328 feet.
This section provides a brief description of the interfaces that connect
to the SIP PH and GQPH. Refer to
(2-29).
SIP PH and GQPH interfaces consist of the following which are part
of the PSU2 back plane:
•
packet bus (PB),
•
control bus (CB), and
•
protocol handler data bus (PHDB).
The packet bus provides the packet data interface between the PHs
and the packet fanout 2 (PF2). The PHs transmit and receive data
packets over the packet bus.
The function of the control bus is to fanout control signals, which are
controlled by the CF2, to the PHs and provide PH error status.
The protocol handler data bus provides a data interface between the
PHs and the DF2. The PHDB carries time slots between the PH and
DF2. The SIP PH does not use the PHDB.
Lucent Technologies
PSU2 shelf power terminations (continued)
Shelf EQLs Slots
Powered
100-120 PSUCOM 1
128-152 PH 8-11
160-184 PH 12-15
Fuse Back Plane
Value Termination
10 amp
10 amp
10 amp
for more specific
Figure 2-16, "Connecting circuits"
Issue 3.02B, March 2007
Architecture
02-108-006
02-134-006
02-166-006
235-200-118