And, Orr, Eor, Bic, And Orn - ARM Cortex-M4 Generic User Manual

3.5.2

AND, ORR, EOR, BIC, and ORN

ARM DUI 0553A
ID121610
Logical AND, OR, Exclusive OR, Bit Clear, and OR NOT.
Syntax
op{S}{cond} {Rd,} Rn, Operand2
where:
Is one of:
op
logical AND.
AND
logical OR, or bit set.
ORR
logical Exclusive OR.
EOR
logical AND NOT, or bit clear.
BIC
logical OR NOT.
ORN
Is an optional suffix. If
S
result of the operation, see
Is an optional condition code, see
cond
Specifies the destination register.
Rd
Specifies the register holding the first operand.
Rn
Is a flexible second operand. See
Operand2
details of the options.
Operation
The , , and instructions perform bitwise AND, Exclusive OR, and OR operations on
AND EOR ORR
the values in and
Rn Operand2
The instruction performs an AND operation on the bits in
BIC
corresponding bits in the value of
The instruction performs an OR operation on the bits in
ORN
corresponding bits in the value of
Restrictions
Do not use SP and do not use PC.
Condition flags
If is specified, these instructions:
S
• update the N and Z flags according to the result
• can update the C flag during the calculation of
page 3-12
• do not affect the V flag.
Copyright © 2010 ARM. All rights reserved.
Non-Confidential
is specified, the condition code flags are updated on the
S
Conditional execution on page
Conditional execution on page
Flexible second operand on page 3-12
.
.
Operand2
.
Operand2
Operand2
The Cortex-M4 Instruction Set
3-18.
3-18.
with the complements of the
Rn
with the complements of the
Rn
, see Flexible second operand on
for
3-44