Supermicro SUPERSERVER 8048B-TR3 User Manual page 127

Table of Contents

Advertisement

Chapter 7: BIOS
Leaky Bucket High Bit
Use this feature to set the High Bit value for the Leaky Bucket algorithm which
is used to check the data transmissions between CPU sockets and the memory
controller. The default setting is 41.
Memory Interleaving
Use this feature to set the DIMM memory interleaving mood. The options are
NUMA (1-way) Node Interleave, 2-way Node Interleave, 4-way Interleave, 8 Way
Interleaving, Inter-socket, and Auto.
Socket Interleave Below 4GB
Select Enabled for the memory above the 4G Address space to be split between
two sockets. The options are Enable and Disable.
Channel Interleaving
Use this feature to set the DIMM channel interleaving mood. The options are Auto,
1-Way Interleave, 2-Way Interleave, 3-Way Interleave, and 4-Way Interleave.
Rank Interleaving
Use this feature to select a rank memory interleaving method. The options are Auto,
1-Way, 2-Way, 4-Way, and 8-Way.
Demand Scrub
Demand Scrubbing is a process that allows the CPU to correct correctable memory
errors found on a memory module. When the CPU or I/O issues a demand-read
command, and the read data from memory turns out to be a correctable error, the
error is corrected and sent to the requestor (the original source). Memory is updated
as well. Select Enable to use Demand Scrubbing for ECC memory correction. The
options are Enable and Disable.
Device Tagging
Select Enable to support device tagging. The options are Disable and Enable.
A7 Mode
Select Enabled to support A7 (Addressing) Mode to improve memory performance.
The options are Disable and Enable.
DDDC Support
Select Enabled to enable Double-Device Data Correction (DDDC) support for the
error-correction codes to correct memory errors caused by two failed DRAM devices.
The options are Disabled and Enabled.
7-17

Advertisement

Table of Contents
loading

This manual is also suitable for:

Superserver 8048b-c0r3ft

Table of Contents