Table of Contents
Advertisement
3
BIOS Setup
PCI Delay Transaction
When enabled, this function frees up the PCI bus for other PCI
masters during the PCI-to-ISA transactions. This allows PCI and ISA
buses to be used more efficiently and prevents degradation of
performance on the PCI bus when ISA accesses are made.
3.1.3.4 Memory Hole
This field is used to select the memory area that must not be
addressed to the ISA bus.
3.1.3.5 I/O Recovery Time
Selecting Enabled will allow additional time for I/O devices to
respond to the system. However, if your I/O devices are capable of
fast I/O, select Disabled to speed up system operation.
3.1.3.6 VLink Data Rate
8x
The speed of VLink which links the North Bridge and South
Bridge is 8x.
4x
The speed of VLink which links the North Bridge and South
Bridge is 4x.
3.1.3.7 Init Display First
This field is used to select whether to initialize the AGP, onboard
VGA or PCI first when the system boots.
AGP
Onboard When the system boots, it will first initialize the
PCI Slot
3.1.3.8 System BIOS Cacheable
When this field is enabled, accesses to the system BIOS ROM ad-
dressed at F0000H-FFFFFH are cached, provided that the cache
controller is enabled. The larger the range of the Cache RAM, the
higher the efficiency of the system.
66
When the system boots, it will first initialize the AGP.
onboard VGA.
When the system boots, it will first initialize PCI.
Advertisement
Table of Contents
