Table of Contents
Advertisement
T1
CLKOUT
1
HOLD
HLDA
AD15:0
DEN
RD, WR,
BHE, S2:0
DT / R,
A19:16
NOTES:
1. HLDA is deasserted; signaling need to run DRAM refresh cycles less than T
2. External bus master terminates use of the bus.
3. HOLD deasserted; greater than T CLIS .
4. Hold may be reasserted after one clock.
5. Lines come out of float in order to run DRAM refresh cycle.
Figure 7-9. Regaining Bus Control to Run a DRAM Refresh Bus Cycle
T1
T1
3
2
REFRESH CONTROL UNIT
T1
T1
4
5
T4
T1
6
.
CLOV
A1269-0A
7-13
Advertisement
Table of Contents
