Input And Output Conditions For The Quad-Core Intel® Xeon® Processor 5300 Series Thermal Management Features - Intel X5365 - Xeon 3.0 GHz 8M L2 Cache 1333MHz FSB LGA771 Quad-Core Processor Design Manual

Thermal/mechanical design guidelines
Hide thumbs Also See for X5365 - Xeon 3.0 GHz 8M L2 Cache 1333MHz FSB LGA771 Quad-Core Processor:
Table of Contents

Advertisement

2.2.4.3
PROCHOT#, THERMTRIP#, and FORCEPR#
The PROCHOT# and THERMTRIP# outputs will be shared by all cores on a processor.
The first core to reach TCC activation will assert PROCHOT#. A single FORCEPR# input
will be shared by every core.
conditions for the Quad-Core Intel® Xeon® Processor 5300 Series thermal
management features.
Table 2-2.
Input and Output Conditions for the Quad-Core Intel® Xeon® Processor 5300
Series Thermal Management Features
Item
DTSCore X > TCC Activation Temperature
TM1/TM2
DTSCore X > TCC Activation Temperature
PROCHOT#
DTSCore X > THERMTRIP # Assertion Temperature
THERMTRIP#
FORCEPR# Asserted
FORCEPR#
Notes:
1.
X=1,2,3,4; represents any one of the core1, core2, core3 and core4 in Quad-Core Intel® Xeon® Processor 5300 Series.
2.
For more information on PROCHOT#, THERMTRIP#, and FORCEPR# see the Quad-Core Intel® Xeon® Processor 5300
Series Datasheet.
2.2.4.4
Heatpipe Orientation for Multiple Core Processors
Thermal management of multiple core processors can be achieved without the use of
heatpipe heatsinks, as demonstrated by the Intel Reference Thermal Solution discussed
in
Section
To assist customers interested in designing heatpipe heatsinks, processor core
locations have been provided. In some cases, this may influence the designer's
selection of heatpipe orientation. For this purpose, the core geometric center locations,
as illustrated in
vertical edge of the IHS nearest to the pin 1 fiducial as shown in
22
Table 2-2
Processor Input
2.4.
Figure
2-6, are provided in
Quad-Core Intel® Xeon® Processor 5300 Series Thermal/Mechanical Design Guidelines (TMDG)
Thermal/Mechanical Reference Design
provides an overview of input and output
Processor Output
All Cores TCC Activation
PROCHOT# Asserted
THERMTRIP# Asserted,
all cores shut down
All Cores TCC Activation
Table
2-3. Dimensions originate from the
Figure
2-6.

Advertisement

Table of Contents
loading

Table of Contents