Signal Characteristics; Signal Reference Voltages - Intel Q9300 - Core 2 Quad 2.5 GHz 6M L2 Cache 1333MHz FSB LGA775 Quad-Core Processor Datasheet

Data sheet
Hide thumbs Also See for Q9300 - Core 2 Quad 2.5 GHz 6M L2 Cache 1333MHz FSB LGA775 Quad-Core Processor:
Table of Contents

Advertisement

Electrical Specifications
Table 2-6.
FSB Signal Groups (Sheet 2 of 2)
Signal Group
GTL+ Strobes
CMOS
Open Drain
Output
Open Drain
Input/Output
FSB Clock
Power/Other
NOTES:
1.
Refer to
2.
In processor systems where no debug port is implemented on the system board, these
signals are used to support a debug port interposer. In systems with the debug port
implemented on the system board, these signals are no connects.
3.
The value of these signals during the active-to-inactive edge of RESET# defines the
processor configuration options. See
4.
PROCHOT# signal type is open drain output and CMOS input.
.
Table 2-7.

Signal Characteristics

A[35:3]#, ADS#, ADSTB[1:0]#, BNR#, BPRI#,
D[63:0]#, DBI[3:0]#, DBSY#, DEFER#,
DRDY#, DSTBN[3:0]#, DSTBP[3:0]#, HIT#,
HITM#, LOCK#, PROCHOT#, REQ[4:0]#,
RS[2:0]#, TRDY#
THERMTRIP#, FERR#/PBE#, IERR#, BPM[5:0]#,
BPMb[3:0]#, BR0#, TDO, TDO_M, FCx
NOTES:
1.
Signals that do not have R
Table 2-8.

Signal Reference Voltages

BPM[5:0]#, BPMb[3:0]#, RESET#, BNR#, HIT#,
HITM#, BR0#, A[35:0]#, ADS#, ADSTB[1:0]#,
BPRI#, D[63:0]#, DBI[3:0]#, DBSY#, DEFER#,
DRDY#, DSTBN[3:0]#, DSTBP[3:0]#, LOCK#,
REQ[4:0]#, RS[2:0]#, TRDY#
NOTE:
1.
See
Datasheet
Type
Synchronous to
BCLK[1:0]
Clock
Section 4.2
for signal descriptions.
Signals with R
TT
1
Open Drain Signals
, nor are actively driven to their high-voltage level.
TT
GTLREF
Table 2-10
for more information.
Signals
ADSTB[1:0]#, DSTBP[3:0]#, DSTBN[3:0]#
A20M#, DPSLP#, DPRSTP#, IGNNE#, INIT#, LINT0/
3
INTR, LINT1/NMI, SMI#
, STPCLK#, PWRGOOD, SLP#,
TCK, TDI, TDI_M, TMS, TRST#, BSEL[2:0], VID[7:0],
PSI#
FERR#/PBE#, IERR#, THERMTRIP#, TDO, TDO_M
4
PROCHOT#
2
BCLK[1:0], ITP_CLK[1:0]
VCC, VTT, VCCA, VCCIOPLL, VCCPLL, VSS, VSSA,
GTLREF[3:0], COMP[8,3:0], RESERVED, TESTHI[10,7:0],
VCC_SENSE, VCC_MB_REGULATION, VSS_SENSE,
VSS_MB_REGULATION, DBR#
VTT_OUT_RIGHT, VTT_SEL, FCx, PECI, MSID[1:0]
Section 6.1
for details.
Signals with No R
A20M#, BCLK[1:0], BSEL[2:0],
COMP[8,3:0], FERR#/PBE#, IERR#, IGNNE#,
INIT#, ITP_CLK[1:0], LINT0/INTR, LINT1/
NMI, MSID[1:0], PWRGOOD, RESET#, SMI#,
STPCLK#, TDO, TDO_M, TESTHI[10,7:0],
THERMTRIP#, VID[7:0], GTLREF[3:0], TCK,
TDI, TDI_M, TMS, TRST#, VTT_SEL
A20M#, LINT0/INTR, LINT1/NMI, IGNNE#,
INIT#, PROCHOT#, PWRGOOD
STPCLK#, TCK
1
TRST#
1
2
, VTT_OUT_LEFT,
TT
V
/2
TT
1
, SMI#,
1
1
1
1
, TDI
, TDI_M
, TMS
,
27

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents