Intel Q9300 - Core 2 Quad 2.5 GHz 6M L2 Cache 1333MHz FSB LGA775 Quad-Core Processor Datasheet page 72

Data sheet
Hide thumbs Also See for Q9300 - Core 2 Quad 2.5 GHz 6M L2 Cache 1333MHz FSB LGA775 Quad-Core Processor:
Table of Contents

Advertisement

Table 4-3.
Signal Description (Sheet 9 of 10)
Name
THERMTRIP#
TMS
TRDY#
TRST#
VCC
VCCA
VCCIOPLL
VCCPLL
VCC_SENSE
VCC_MB_
REGULATION
72
Type
In the event of a catastrophic cooling failure, the processor will
automatically shut down when the silicon has reached a
temperature approximately 20 °C above the maximum T
Assertion of THERMTRIP# (Thermal Trip) indicates the processor
junction temperature has reached a level beyond where
permanent silicon damage may occur. Upon assertion of
THERMTRIP#, the processor will shut off its internal clocks (thus,
halting program execution) in an attempt to reduce the processor
junction temperature. To protect the processor, its core voltage
(V
) must be removed following the assertion of THERMTRIP#.
CC
Output
Driving of the THERMTRIP# signal is enabled within 10 μs of the
assertion of PWRGOOD (provided V
disabled on de-assertion of PWRGOOD (if V
THERMTRIP# may also be disabled). Once activated,
THERMTRIP# remains latched until PWRGOOD, V
asserted. While the de-assertion of the PWRGOOD, V
signal will de-assert THERMTRIP#, if the processor's junction
temperature remains at or above the trip level, THERMTRIP# will
again be asserted within 10 μs of the assertion of PWRGOOD
(provided V
and V
TT
TMS (Test Mode Select) is a JTAG specification support signal used
Input
by debug tools.
TRDY# (Target Ready) is asserted by the target to indicate that it
Input
is ready to receive a write or implicit writeback data transfer.
TRDY# must connect the appropriate pins/lands of all FSB agents.
TRST# (Test Reset) resets the Test Access Port (TAP) logic. TRST#
Input
must be driven low during power on Reset.
VCC are the power pins for the processor. The voltage supplied to
Input
these pins is determined by the VID[7:0] pins.
VCCA provides isolated power for internal PLLs on previous
Input
generation processors. It may be left as a No-Connect on boards
supporting the processor.
VCCIOPLL provides isolated power for internal processor FSB PLLs
Input
on previous generation processors. It may be left as a No-Connect
on boards supporting the processor.
Input
VCCPLL provides isolated power for internal processor FSB PLLs.
VCC_SENSE is an isolated low impedance connection to processor
Output
core power (V
CC
near the silicon with little noise.
This land is provided as a voltage regulator feedback sense point
for V
. It is connected internally in the processor package to the
CC
Output
sense point land U27 as described in the Voltage Regulator-Down
(VRD) 11.0 Processor Power Delivery Design Guidelines For
Desktop LGA775 Socket.
Land Listing and Signal Descriptions
Description
and V
TT
are valid).
CC
). It can be used to sense or measure voltage
.
C
are asserted) and is
CC
or V
are not valid,
TT
CC
or V
is de-
TT
CC
or V
TT
CC
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents