Table of Contents
Advertisement
MB81461-12PSZ (FUJITSU)
N lllS
2$K
BIT OOAL 1Wr DYNAlllC RAii
-
Sill! VIBI
1111.!002U.
rll3/003
IT
sea_
SD2[I
sro[[
wii
cm
llXllllXlill.
llll/001
lli
um
RiS
ill
AS
ill
AS~
M(IT
18
VO:(SV)
&7
(N
A3
lji
A2
ill
Al~
AO 23
~SXiNAL
l..
RAM
lR!a::
WE
SE
1
1
x
READ/WRITE
0
x
BIT MASK WRITE
11
11.vllXI
-;f
I
ii
-1
llJl/001
Sill -.-
j
11J2/002
SD2
- .
llJ3/lll3
503 §_
13
tfJ\E
SE
t
~
TR/a!
SAS
.1
2:i
22-
AO
21-
Al
20-
A2
i7
A3
i6"
A4
15·
AS
12.
A6
A7
CAS
RAS
i t i 1 4 r -
AO-A7
; ADDRESS
CAS
;coLUMN ADORESS STROSE
MD0/000-MD3/003; MASK DATA/ DATA IN/OUT
ME/WE
; MASK
MOOE
ENABLE/WRITE ENABLE
SAS
; SERIAL ACCESS MEMORY STROBE
SDO-SD3
; SERIAL DATA IN/OUT
SE
; SERIAL PORT ENABLE
TR /OE
; TRNSFER ENABL£/ OUTPUT ENABLE
SAM
NON
NON
0
;
LOW LEVEL
1
; HIGH LEVEL
X
; DON'T CARE
Hl-Z; HIGH IMPEDANCE
I
x
READ TRANSFmfW,4-SAM OOTFVT
I.a£
SET
0
0
0 ~
TRANSFERISAM-f!Ald
INPUT
t.«)0£
SET
1
READ REFRESH
INPUT MOOE SET
NORMALY READ I WRITE
RAS CAS ME/WE TR/OE
ADORES
000-003
1
I
x
x
x
x
STANO BY
0
0
I
,_
FIXED
DATA OUTPUT FIXED
READ
0
0
0
1-x
FIXED
DATA INPUT FIXED
EARLY WRITE
0
0
L.
1-x
FIXED
DATA INPUT FIXED
DELAYED WRITE
0
0
'-
~
FIXED
DolU OVT1'UT ,.IJCEI) -DolTA
llrVT
rnzq
READ MOOIFY WRITE
0
I
x
1-x
ROW
Hl-Z
RAS ONLY
REFRES~
,_
0
x
1-x
x
Hl-Z
CAS BEFORE RAS
R~
MOSIOOJ
20
IN/OUT
BUFFER
COLUMN
___ J,
COLUMN
DECODER
---,.
OECOOER
SENCEANP·
SENCE Allf'·
m
"'""''8'-----+-+--1
u-r
~8--+-t---1
NWS-1510/1530/1580
110 GATE
- - J,
-
--,.
1/0 GATE
MEMORY
SELL
ARAY
256x 256
DATA
REGISTER
12561
POINTER
503
5-11
MBM27C512-25 (FUJISTU) (ACCESS TIME 250nS)
C·MOS 5121q524.288J·BIT ERASABLE PROM
-
TOP VIEW-
A5
D2
D3
5-10
AO-AS
A14
A13
AB
A9
All
OE/VP'!'
AIO
~
D6
D5
An
D4
A ..
A ..
x
AIN
AIM
x
OUTPUT ENABLE/VP'!'
CHIP ENABLE
CIRCUIT
DATA INPUT BUFFER
PROGRAM CONTROL
COLUMN DECODER
1-4,21 _ _ _ _ _ _ _ __,
20
22
AO-A15;ADORESS BUS
CE; CHIP ENABLE
DI-DB; DATA OUT
OE; OUTPUT ENABLE
VP'!'; PROGRAM POWER SUPPLY
CE
OE/Vpp
Vee
On
0
0
+5V DOUT
0
I
+5V Hl-Z
1
x
-t5V Hl-Z
0
+12.5V
f6V Diii
0
0
+6V
DOUT
1
+12.5V
+6V Hl-Z
0 LOW LEVEL
I
HIGH LEVEL
Hl-Z HIGH IMPEDANCE
X DON'T CARE
FUNCTION
READ
t8Pl.&J
STANDBY
"PGM"
PGM
VERIFY
PGM INH
01 02 03 04 05 DC 07 08
COLUMN GATE
A41-A15
z
3
-Z
7
ROW DECODER
1-----
524,2BB
CELL MATRIX
IC
Advertisement
Table of Contents
