Address Register (Iadr) - Fujitsu F2MC-16LX Hardware Manual

Mb90550a/b series, 16-bit
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

2
CHAPTER 19 I
C INTERFACE

19.3.4 Address Register (IADR)

The address register (IADR) specifies the slave address.
■ Address Register (IADR)
Address register
Address:
ch .0 00002F
ch.1 000035
Read/write
Initial value
[bit14 to bit8] A6 to A0 (Slave address bits)
A6 to A0 are the registers used for specifying the slave address. In slave mode, the received
address data is compared with the DAR register and an acknowledgment is sent to the
master when a match occurs.
314
Figure 19.3-5 IADR (Address Register)
15
14
13
bit
H
A6
A5
H
(-)
(R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)
(-)
(X)
(X)
12
11
10
9
A4
A3
A2
A1
(X)
(X)
(X)
(X)
8
A0
IADR
(X)

Advertisement

Table of Contents
loading

Table of Contents