Low-Power Consumption Mode Control Register (Lpmcr) - Fujitsu F2MC-16LX Hardware Manual

Mb90550a/b series, 16-bit
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

5.2

Low-power Consumption Mode Control Register (LPMCR)

The low-power consumption mode control register (LPMCR) sets various types of
power consumption-related operating modes together with the clock selection register.
■ Low-power Consumption Mode Control Register (LPMCR)
Figure 5.2-1 Register in the Low-power Consumption Control Circuit
Low-power consumption
mode control register
Address:
0000A0
Read/write
Initial value
❍ Notes on Accessing the low-power Consumption Mode Control Register
Writing the low-power consumption mode control register causes a transition to a low-power
consumption mode (stop or sleep mode). Use an instruction listed in Table 5.2-1 for such a
transition. Causing a transition to a low-power consumption mode using another instruction
may result in a malfunction. Any instruction can be used to control a function of the low-power
consumption mode control register other than the function that causes the transition to a low-
power consumption mode.
Write word data in the low-power consumption mode control register at an even address. A
transition to the low-power consumption mode by writing data at an odd address may result in a
malfunction.
Table 5.2-1 Instructions to be used to Cause A Transition to a Low-power Consumption
MOV io,#imm8
MOV io,A
MOV @RLi+disp8,A
MOVW io,#imm16
MOVW io,A
MOVW @RLi+disp8,A
SETB io:bp
CLRB io:bp
[bit7] STP
Writing "1" in the STP bit causes a transition to the watch mode (when CKSCR:MCS is "0")
or stop mode (when CKSCR:MCS is "1"). Writing "0" performs no operation. When a reset
occurs or the watch or stop mode is released, this bit is cleared to "0". This bit is a write-only
bit. The read value is always "0".
5.2 Low-power Consumption Mode Control Register (LPMCR)
7
6
bit
STP
SLP
SPL
H
(W)
(W)
(R/W)
(0)
(0)
Mode
MOV dir,#imm8
MOV dir,A
MOVW dir,#imm16
MOVW dir,A
SETB dir:bp
CLRB dir:bp
5
4
2
3
RST
CG1
Reserved
(W)
(-)
(R/W) (R/W)
(0)
(1)
(1)
(0)
MOV eam,#imm8
MOV addr16,A
MOVW eam,#imm16
MOVW addr16,A
SETB addr16:bp
CLRB addr16:bp
1
0
CG0
LPMCR
Reserved
(-)
(0)
(0)
MOV eam,#immRi
MOV eam,A
MOVW eam,RWi
MOVW eam,A
93

Advertisement

Table of Contents
loading

Table of Contents