16-Bit I/O Timer Block Diagram - Fujitsu F2MC-16LX Hardware Manual

Mb90550a/b series, 16-bit
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

CHAPTER 10 16-BIT I/O TIMER

10.2 16-Bit I/O Timer Block Diagram

Figure 10.2-1 shows the 16-bit I/O timer block diagram.
■ 16-bit I/O Timer Block Diagram
162
Figure 10.2-1 16-bit I/O Timer Block Diagram
Interrupt request
IVF
IVFE
STOP MODE CLR
16-bit up counter
Count value output (T15 to T00)
Compare control
Compare register 0/2
CMOD
Compare control
Compare register 1/3
Control section
Each control block
Capture data register 0/2
Capture data register 1/3
Divider
CLK1
CLK0
Comparator 0
T
Q
T
Q
IOP1
IOP0
IOE1
IOE0
Edge detection
EG11 EG10 EG01 EG00
Edge detection
ICP1
ICP0
ICE1
ICE0
φ
Clock
OUT0/OUT2
OTE0
OUT1/OUT3
OTE1
Compare interrupt 0/2
Compare interrupt 1/3
IN0/IN2
IN1/IN3
Capture interrupt 1/3
Capture interrupt 0/2

Advertisement

Table of Contents
loading

Table of Contents