Artesyn MVME2502 Installation And Use Manual

Vme form-factor single-board
Hide thumbs Also See for MVME2502:
Table of Contents

Advertisement

MVME2502
Installation and Use
P/N: 6806800R96B
April 2014

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the MVME2502 and is the answer not in the manual?

Questions and answers

Summary of Contents for Artesyn MVME2502

  • Page 1 MVME2502 Installation and Use P/N: 6806800R96B April 2014...
  • Page 2 Artesyn reserves the right to revise this document and to make changes from time to time in the content hereof without obligation of Artesyn to notify any person of such revision or changes.
  • Page 3: Table Of Contents

    2.5.2 PMC/XMC Support ............33 2.5.3 Installation of MVME2502-HDMNTKIT1/MVME2502-HDMNTKIT2....35 Installing and Removing the Board .
  • Page 4 Timers ................77 MVME2502 Installation and Use (6806800R96B)
  • Page 5 4.21 Rear Transition Module (RTM) ............93 MVME2502 Installation and Use (6806800R96B)
  • Page 6 Overview ............... . . 119 MVME2502 Installation and Use (6806800R96B)
  • Page 7 MVME2502 Specific U-Boot Commands ........
  • Page 8 Sicherheitshinweise ..............153 MVME2502 Installation and Use (6806800R96B)
  • Page 9 Key Features of the MVME2502 ........
  • Page 10 MVME2502 Specific U-Boot Commands ........
  • Page 11: Mvme2502 Installation And Use (6806800R96B)

    List of Tables Table B-1 Artesyn Embedded Technologies - Embedded Computing Publications ....145 Table B-2 Manufacturers’ Publications ........... . 146 Table B-3 Related Specifications .
  • Page 12 List of Tables MVME2502 Installation and Use (6806800R96B)
  • Page 13: List Of Figures

    MVME2502 Declaration of Conformity ........
  • Page 14 List of Figures MVME2502 Installation and Use (6806800R96B)
  • Page 15: About This Manual

    German translation of the Safety Notes chapter.  Abbreviations This document uses the following abbreviations: Term Definition CPLD Complex Programmable Logic Device Double Data Rate DDR3 Double Data Rate 3 Direct Media Interface MVME2502 Installation and Use (6806800R96B)
  • Page 16 Peripheral Component Interconnect eXtended PCI Mezzanine Card Input/Output Module Programmable Logic Device PCI Mezzanine Card (IEEE P1386.1) PrPMC Processor PCI Mezzanine Card Real-Time Clock Rear Transition Module SATA Serial Advanced Technology Attachment UART Universal Asynchronous Receiver-Transmitter MVME2502 Installation and Use (6806800R96B)
  • Page 17 Repeated item for example node 1, node 2, ..., node Omission of information from example/command that is not necessary at the time being Ranges, for example: 0..4 means one of the integers 0,1,2,3, and 4 (used in registers) MVME2502 Installation and Use (6806800R96B)
  • Page 18: Summary Of Changes

    6806800R96A October 2013 Initial Version 6806800R96B April 2014 Re-branded to Artesyn template. Added MVME2502 Declaration of Conformity on page 22. Added Flash Memory Map and updated SPI Flash Memory, Reset Switch and PMC/XMC Sites. Added Installation of MVME2502HDMNKIT1 and MVME2502-HDMNKIT2...
  • Page 19: Introduction

    Introduction Overview The MVME2502 is a VME form-factor single-board based on the Freescale QorlQ P2020 (dual- core) processor. It has a 6U form-factor and has an expansion slot for two PCI Mezzanine Card (PMC) or PCI express Mezzanine Card (XMC). It comes with 2 GB of DDR3 SDRAM, and is offered with either IEEE 1101.10 compliant or SCANBE ejector handles.
  • Page 20 Introduction Table 1-1 Key Features of the MVME2502 (continued) Function Features Front panel I/O Micro DB9 RS-232 serial console port  USB 2.0   Two RJ45 10/100/1000BASE-T Ethernet Reset/Abort switch  Fail LED and User LED   PMC/XMC front panel I/O (optional)
  • Page 21: Standard Compliances

    Introduction Table 1-1 Key Features of the MVME2502 (continued) Function Features Operating System Based from BSP provided by Freescale which is based from  standard Linux version 2.6.32-rc3 Development tool is ltib 9.1.1 (Linux Target Image Builder)  from Freescale VxWorks ...
  • Page 22: Figure 1-1 Mvme2502 Declaration Of Conformity

    We have an internal production control system that ensures compliance between the manufactured products and the technical documentation. 03/11/2014 ___________________________________________________ ______ Tom Tuttle, Manager, Product Testing Services Date (MM/DD/YYYY) MVME2502 Installation and Use (6806800R96B)
  • Page 23: Mechanical Data

    QorIQ P2020 1.0GHz, 2GB DDR3 2PMC/XMC ENP2 EXTENDED TEMP, SCANBE MVME2502-02120201E QorIQ P2020 1.2GHz, 2GB DDR3 2PMC/XMC ENP1 IEEE MVME2502-02120201S QorIQ P2020 1.2GHz, 2GB DDR3 2PMC/XMC ENP1 SCANBE MVME2502-021CC QorIQ P2020 1.0GHz, 2GB DDR3 2PMC/XMC ENP2 EXT TEMP, IEEE MVME2502 Installation and Use (6806800R96B)
  • Page 24: Table 1-5 Accessories And Cables

    SERIAL-MINI-D2 SERIAL CABLE - MICRO D SUB CONNECTOR TO STANDARD DB9 ACC/CABLE/SER/DTE/6E SERIAL CABLE, RD 009, 2M, 2 DTE MD/D, RJ45 TO DB9 MVME2502-HDMNTKIT1 MVME2502 HD MOUNTING KIT ENP1 MVME2502-HDMNTKIT2 MVME2502 HD MOUNTING KIT ENP2 MVME2502 Installation and Use (6806800R96B)
  • Page 25: Product Identification

    Introduction Product Identification The following graphics shows the location of the serial number label. Figure 1-2 Serial Number Location-ENP1 Variant MVME2502 Installation and Use (6806800R96B)
  • Page 26: Figure 1-3 Serial Number Location-Enp2 Variant

    Introduction Figure 1-3 Serial Number Location-ENP2 Variant MVME2502 Installation and Use (6806800R96B)
  • Page 27: Hardware Preparation And Installation

    This chapter provides installation and safety instructions for this product. Installation instructions for the optional PMC and transition module are also included. A fully implemented MVME2502 consists of the base board plus: PCI Mezzanine Card (PMC) or PCI-E Mezzanine Card (XMC) for added versatility ...
  • Page 28: Unpacking And Inspecting The Board

    The product is thoroughly inspected before shipment. If any damage occurred during transportation or any items are missing, contact customer service immediately. Requirements Make sure the board meets the requirements specified in the next sections when the board is operated in your particular system configuration. MVME2502 Installation and Use (6806800R96B)
  • Page 29: Environmental Requirements

    0.04g2/Hz, 15 to 2000 Hz (8 (1hr/axis) GRMS) Shock 20g/11 mS 30g/11 mS Humidity to 95% RH (non-condensing) to 100% RH (non-condensing) 1. ft3/min 2. Flat 15-1000Hz, -6db/octave 1000Hz - 2000Hz [MIL-STD 810F Figure 514.5C-17] MVME2502 Installation and Use (6806800R96B)
  • Page 30: Power Requirements

    The board uses +5.0 V from the VMEbus backplane. On board power supply generates the required voltages for the various ICs. The MVME2502 connects the +12 V and -12 V supplies from the backplane to the PMC sites, while the +3.3 V power supplied to the PMC sites comes from the +5.0 V backplane power.
  • Page 31: Equipment Requirements

    Hardware Preparation and Installation The following table shows the power available when the MVME2502 is installed in either a three row or five row chassis and when PMCs are present. Chassis Type Available Power Power With PMCs Three Row 70 W maximum...
  • Page 32: Installing Accessories

    Installing Accessories 2.5.1 Rear Transition Module The MVME2502 does not support hot swap. Remove power to the rear slot or system before installing the module. A PCMI/O Module (PIM) needs to be manually configured and installed before placing the transition module.
  • Page 33: Pmc/Xmc Support

    ESD-safe environment. Product Damage Inserting or removing modules with power applied may result in damage to module  components. Before installing or removing additional devices or modules, read the documentation  that came with the product. MVME2502 Installation and Use (6806800R96B)
  • Page 34 Reconnect the system to the power source and then turn on the system. When removing the PMC/XMC, hold it by its long side and exert minimal force when pulling it from the baseboard to prevent pin damage. MVME2502 Installation and Use (6806800R96B)
  • Page 35: Installation Of Mvme2502-Hdmntkit1/Mvme2502-Hdmntkit2

    Installation of MVME2502-HDMNTKIT1/MVME2502- HDMNTKIT2 Installation Procedure 1. Attach washers and hex standoffs to HDD received with the MVME2502-HDMNTKIT1 / MVME2502-HDMNTKIT2. 2. Mate the SATA adapter board to the blade, making sure that it is properly aligned with the standoff. Use the screws to anchor the SATA adapter board to the blade.
  • Page 36 Hardware Preparation and Installation 3. Attach hex standoff to main board. MVME2502 Installation and Use (6806800R96B)
  • Page 37: Installing And Removing The Board

    This section describes the recommended procedure for installing the board in a chassis. Read all warnings and instructions before installing the board. The MVME2502 does not support hot swap. Power off the slot or system and make sure that the serial ports and switches are properly configured.
  • Page 38 Connect the appropriate cables to the board. To remove the board from the chassis, reverse the procedure and press the red locking tabs (IEEE handles only) to extract the board. MVME2502 Installation and Use (6806800R96B)
  • Page 39: Completing The Installation

     Verify that hardware is installed and the power/peripheral cables connected are appropriate for your system configuration. Replace the chassis or system cover, reconnect the chassis to power source, and turn the equipment power on. MVME2502 Installation and Use (6806800R96B)
  • Page 40 Hardware Preparation and Installation MVME2502 Installation and Use (6806800R96B)
  • Page 41: Controls, Leds, And Connectors

    Chapter 3 Controls, LEDs, and Connectors Board Layout The following figure shows the components and connectors on the MVME2502. Figure 3-1 Board Layout ENP1 Variant MVME2502 Installation and Use (6806800R96B)
  • Page 42: Figure 3-2 Board Layout Enp2 Variant

    Controls, LEDs, and Connectors Figure 3-2 Board Layout ENP2 Variant MVME2502 Installation and Use (6806800R96B)
  • Page 43: Front Panel

    Controls, LEDs, and Connectors Front Panel The following components are found on the MVME2502 ENP1 and ENP2 front panel. Figure 3-3 Front Panel LEDs, Connectors and Switches PMC/XMC 2 PMC/XMC 1 USER 1 Reset Switch Serial Port FAIL SPEED ETH 1...
  • Page 44: Reset Switch

    3.2.1 Reset Switch The MVME2502 has a single push button switch that has both the abort and reset functions. Pressing the switch for less than three seconds can generate an abort interrupt if there is firmware that will read the GPIO2 (0xffdf0095) interrupt register. U-boot does not implement any interrupts and also does not detect the interrupt or display anything when the button is pressed.
  • Page 45 GENET2 TSEC2 Front panel No link SPEED Link/Speed Integrated Amber 10/100BASE-T operation RJ45 LED Green 1000BASE-T operation (Left) GENET2 TSEC2 Front panel No activity Activity Integrated Blinking Green Activity proportional to bandwidth RJ45 LED utilization MVME2502 Installation and Use (6806800R96B)
  • Page 46: Onboard Leds

    Controlled by the CPLD. Used for boot-up sequence indicator. Early Power Fail Amber This indicator is lit when the early 3.3V power supply fails. User Defined Amber Controlled by the CPLD User Defined Amber Controlled by the CPLD MVME2502 Installation and Use (6806800R96B)
  • Page 47: Connectors

    Controls, LEDs, and Connectors Connectors This section describes the pin assignments and signals for the connectors on the MVME2502. 3.4.1 Front Panel Connectors The following connectors are found on the outside of the MVME2502. These connectors are divided between the front panel connectors and the backplane connectors. The front panel connectors include the J1 and J5 connectors.
  • Page 48: Front Panel Serial Port (J4)

    There is one front access asynchronous serial port interface labeled COMM1 that is routed to the micro mini DB-9 front panel connector. A male-to-male micro-mini DB9 adapter cable is available under Artesyn Embedded Technologiespart number SERIAL-MINI-D (30- W2400E01A). The pin assignments for these connectors are as follows:...
  • Page 49: Usb Connector (J5)

    Controls, LEDs, and Connectors Table 3-4 Front Panel Serial Port (J4) Signal Description 3.4.1.3 USB Connector (J5) The MVME2502 uses upright USB receptacle mounted in the front panel. Table 3-5 USB Connector (J5) Pin Name Signal Description +5 V Data -...
  • Page 50 ADD 33 ADD 5 IRQ5 ADD 34 +3.3V (not used) ADD 4 ADD 35 IRQ4 ADD 3 IRQ3 ADD 36 +3.3V (not used) ADD 2 IRQ2 ADD 37 ADD 1 IRQ1 ADD 38 +3.3V (not used) MVME2502 Installation and Use (6806800R96B)
  • Page 51: Vmebus P2 Connector

    MVME2502 and to the upper eight VMEbus address lines and additional 16 VMEbus data lines. The Z, A, C, and D pin assignments for the P2 connector are the same for both the MVME2502 and MVME7216E/ MVME721E, and are as follows:...
  • Page 52: Onboard Connectors

    3.4.2 Onboard Connectors 3.4.2.1 SATA Connector (J3) The onboard customized SATA connector is compatible with SATA kit, namely VME- 64GBSSDKIT and IVME7210-MNTKIT. Table 3-8 Custom SATA Connector (J3) Signal Description Signal Description SATA POWER ENABLE MVME2502 Installation and Use (6806800R96B)
  • Page 53: Pmc Connectors

    +3.3V 3.4.2.2 PMC Connectors The MVME2502 supports twoPMC sites. It utilizes J14 to support PMC I/O that goes to the RTM PMC. The tables below show the pin out detail of J11/J111, J12/J222, J13/J333 and J14. See Figure 3-1 for the location of the PMC connectors.
  • Page 54 REQ A AD 9 +3.3V AD 31 CBE0 AD 28 AD 6 AD 27 AD 5 AD 25 AD 4 +3.3V CBE3 AD 3 AD 22 AD 2 AD 21 AD 1 AD 19 AD 0 MVME2502 Installation and Use (6806800R96B)
  • Page 55: Table 3-10 Pmc J12/J222 Connector

    PERR +3.3V SERR BUSMODE2 (Pulled UP) CBE1 +3.3V PCI RESET AD 14 BUSMODE3 (PULLED DWN) AD 13 +3.3V M66EN BUSMODE4 (PULLED DWN) AD 10 AD 8 +3.3V AD 30 AD 7 AD 29 REQB +3.3V MVME2502 Installation and Use (6806800R96B)
  • Page 56: Table 3-11 Pmc J13/J333 Connector

    Table 3-11 PMC J13/J333 Connector Signal Description Signal Description AD48 AD 47 CBE7 AD 52 CBE6 AD 45 CBE5 CBE4 +3.3V AD 40 +3.3V AD 43 PAR64 AD 42 +3.3V AD 41 AD 62 AD 61 MVME2502 Installation and Use (6806800R96B)
  • Page 57: Table 3-12 Pmc J14 Connector

    Table 3-12 PMC J14 Connector Signal Description Signal Description PMC IO 1 PMC IO 33 PMC IO 2 PMC IO 34 PMC IO 3 PMC IO 35 PMC IO 4 PMC IO 36 PMC IO 5 PMC IO 37 MVME2502 Installation and Use (6806800R96B)
  • Page 58 PMC IO 27 PMC IO 59 PMC IO 28 PMC IO 60 PMC IO 29 PMC IO 61 PMC IO 30 PMC IO 62 PMC IO 31 PMC IO 63 PMC IO 32 PMC IO 64 MVME2502 Installation and Use (6806800R96B)
  • Page 59: Jtag Connector (P6)

    SCAN 3 TCK 2 +2.5V SCAN 3 TCK 3 SCAN 3 TDI SCAN 3 TRST SCAN 3 TCK3 SCAN 4 TCK 1 SCAN 4 TMS SCAN 4 TDO SCAN 4 TCK 2 +3.3V SCAN 4 TDI MVME2502 Installation and Use (6806800R96B)
  • Page 60: Cop Connector (P6)

    Table 3-14 COP Header (P10) Signal Description JTAG TDI COP QACK JTAG TDO COP TRST COP RUNSTOP (Pulled UP) COP VDD SENSE JTAG TCK COP CHECK STOP IN JTAG TMS P2020 SW RESET COP PRESENT COP HARD RESET KEYING MVME2502 Installation and Use (6806800R96B)
  • Page 61: Xmc Connector (Xj1)

    Signal Description COP CHECK STOP OUT 3.4.2.5 XMC Connector (XJ1) The MVME2502 supports two XMC sites. The board only support J15 for XMC site 1 and J25 for XMC site 2. Table 3-15 XMC Connector (XJ1) Pin out Row A...
  • Page 62: Xmc Connector (Xj2)

    JTAG TCK MRSTO (PULLED UP) +3.3V +3.3V JTAG TMS +12V +3.3V +3.3V JTAG TMS -12V +3.3V JTAG TDO GA 0 TX0 - BIST (PULLED TX1+ TX1- +3.3V GA 1 PRESENT +3.3V GA 2 I2C DATA +3.3V MVME2502 Installation and Use (6806800R96B)
  • Page 63: Miscellaneous P2020 Debug Connectors

    Row E Row F MVMRO I2C CLOCK (PULLED DOWN) CLK + CLK - ROOT0 (PULLED UP) 3.4.2.7 Miscellaneous P2020 Debug Connectors Table 3-17 P2020 Debug Header Signal Description MSRCDI0 MSRCDI1 MDVAL MSRCDI2 TRIG_OUT MSRCDI3 TRIG_IN MSRCID4 MVME2502 Installation and Use (6806800R96B)
  • Page 64: Switches

    Controls, LEDs, and Connectors Switches These switches control the configuration of the MVME2502. Board Malfunction Switches marked as “reserved” might carry production-related functions and can cause  the board to malfunction if their settings are changed. Do not change settings of switches marked as “reserved”. The setting of switches which ...
  • Page 65: Table 3-18 Geographical Address Switch

    SCON mode which works in conjunction with the VME SCON SEL switch. 2. The VME SCON SEL switch is OFF to select non-SCON mode. The switch is ON to select always SCON mode. This switch is only effective when the VME SCON MAN switch is "ON". MVME2502 Installation and Use (6806800R96B)
  • Page 66: Smt Configuration Switch (S2)

    OFF (Flash Block A) BOOT_BLOCK_A Boot Block B Select OFF (User defined) FLASH_WP_N User defined OFF (User defined) PMC_XMC_SEL User defined Will select if XMC card or PMC card is used OFF (133 MHz) PMC_133 PCI frequency selection MVME2502 Installation and Use (6806800R96B)
  • Page 67 OFF (Front) GBE_MUX_SEL User Defined switch that will select if the GBE PHY will function on the front panel or on the Back PLANE OFF (CPU Reset Reserved Should be "OFF" for normal Deasserted) operation. MVME2502 Installation and Use (6806800R96B)
  • Page 68 Controls, LEDs, and Connectors MVME2502 Installation and Use (6806800R96B)
  • Page 69: Functional Description

    Chapter 4 Functional Description Block Diagram The MVME2502 block diagram is illustrated in Figure 4-1. All variants provide front panel access to one serial port via a micro-mini DB-9 connector, two 10/100/1000 Ethernet port (one is configurable to be routed on the front panel or to the rear panel) through a ganged RJ45 connector and one Type A USB Port.
  • Page 70: Chipset

    Functional Description Chipset The MVME2502 utilizes the QorIQ P2020 integrated processor. It offers an excellent combination of protocol and interface support including dual high performance CPU cores, a large L2 cache, a DDR2/DDR3 memory controller, three enhanced three-speed Ethernet controllers, two Serial RapidIO interfaces with a messaging unit, a secure digital interface, a USB 2.0 interface and three PCI express controllers.
  • Page 71: Pci Express Interface

    4.2.5 Secure Digital Host Controller (SDHC) The ENP1 and ENP2 variants of the MVME2502 use a soldered down 8GB eMMC device connected to the SDHC interface of the P2020 Processor. This is the only device available on the SDHC interface.
  • Page 72: Usb Interface

    4.2.10 Enhanced Three-Speed Ethernet Controller (eTSEC) The eTSEC controller of the device interface to10 Mbps, 100 Mbps, and 1 Gbps Ethernet/IEE 802.3 networks, and devices featuring generic 8 to 16-bit FIFO ports. The MVME2502 uses the eTSEC using the RGMII interface.
  • Page 73: Security Engine (Sec) 3.1

    The integrated security engine of the P2020 is designed to off-load intensive security functions like key generation and exchange, authentication and bulk encryption from the processor core. It includes eight different execution units where data flows in and out of an EU. MVME2502 Installation and Use (6806800R96B)
  • Page 74: Common On-Chip Processor (Cop)

    Functional Description NOTE: The standard versions of the MVME2502 do not use the encryption enabled versions of the P2020 processor. 4.2.13 Common On-Chip Processor (COP) The COP is the debug interface of the QorIQ P2020 Processor. It allows a remote computer system to access and control the internal operation of the processor.
  • Page 75 RGMII protocol TSEC1_TXD[3:1] cfg_io_ports[0:3] 0010 PCIE1=1x, PCIE2=1x, PCI3=2x TSEC2_TX_ERR MSRCID0 cfg_elbc_ecc eLBC ECC checking is disabled LA28 cfg_sys_speed SYSCLK is at or above 66MHz (default) LA23 cfg_plat_speed Platform clock is at or above 333MHz (default) MVME2502 Installation and Use (6806800R96B)
  • Page 76 111111 default UART_SOUT[0] TRIG_OUT MSRCID[1] MSRCID[4] DMA1_DDONE_B[0] TSEC2_TXD1 cfg_dram_type DDR3 SDRAM selected 1.5V (default) TSEC2_TXD5 cfg_sdhc_cd_pol SDHC polarity detect = not inverted _sel TSEC1_TXD[6:4] cfg_rom_loc[0:3] 0110 Location of boot ROM = SPI FLASH TSEC1_TX_ER MVME2502 Installation and Use (6806800R96B)
  • Page 77: System Memory

    The MVME2502 design implements 2 banks of 9x8 devices which includes ECC. The standard configurations populate a single memory bank of 2Gb DDR3-800 for a 2GB capacity. The MVME2502 is designed to accommodate 4Gb DDR3 devices supporting up to 8 Gb total when both memory banks are populated with 4Gb devices.
  • Page 78: Real Time Clock

    DS1337 to generate interrupts to the CPU. Access to the DS1337 is provided via the I2C port 0 from the CPU and responds to a base I2C address of $D0. The MVME2502 provides a socketed 48mAh primary battery to power the RTC when the module is out of service.
  • Page 79: Spi Bus Interface

    4.6.1 SPI Flash Memory The MVME2502 has two 8 MB onboard serial flash. Both contain the ENV variables and the U- Boot firmware image, which is about 513 KB in size. Both SPI flash contain the same programming for firmware redundancy and crisis recovery. The SPI flash can be programmed through the JTAG interface or through an onboard SPI flash programming header.
  • Page 80: Spi Flash Programming

    JTAG connectivity and a 20-pin JTAG header for ASSET hardware connectivity. The following options are used to program the onboard flash: Using onboard SPI header - The MVME2502 uses the 10-pin header with a Dual SPI Flash in- ...
  • Page 81: Figure 4-2 Spi Device Multiplexing Logic

    Functional Description The MVME2502 CPLD controls the chip select to SPI devices A and B. The CPLD chip select control is based on the Switch Bank (S2-2). Figure 4-2 SPI Device Multiplexing Logic At power-up, the selection of the SPI boot device is strictly based upon the Switch Bank (S2-2) setting.
  • Page 82: Crisis Recovery

    The board will automatically switch over if one of the devices is corrupted. Front UART Control The MVME2502 utilizes one of the two UART functions provided in the male micro-mini DB-9 front panel. A male-to-male micro-mini DB-9 to DB9 adapter cable is available under Artesyn Embedded Technologies Part Number SERIAL-MINI-D (30-W2400E01A) and is approximately 12 inches in length.
  • Page 83: Rear Uart Control

    MVME2502. PMC/XMC Sites The MVME2502 hosts two PMC/XMC sites and accepts either a PMC or an XMC add-on card. Only an XMC or a PMC may be populated at any given time as both occupy the same physical space on the PCB.
  • Page 84: Pmc Add-On Card

    The MVME2502 have a keying pin at the 3.3V location at each PMC site. The MVME2502 boards are not 5 volt PMC IO compatible. The MVME2502 also has a 5 volt keying pin location at each PMC site. At PMC site 2, the 5 volt keying pin hole is used to mount the SATA adapter card.
  • Page 85: Sata Interface

    The SATA connector can support a horizontal mounted SSD/HDD. The MVME2502 uses Marvell's 88SE9125 SATA controller and supports up to 1.5 Gbps, 3.0 Gbps, or 6.0 Gbps (SATA Gen 1). For status indicators, it has an onboard green LED, D12 and D13 for SATA link and SATA activity status respectively.
  • Page 86: I2C Devices

    Functional Description 4.13 I C Devices The MVME2502 utilizes two I2C ports provided by the board's processor. The I C bus is a two- wire, serial data (SDA) and serial clock (SCL), synchronous, multi-master bi-directional serial bus that allows data exchange between this device and other devices such as VPD, SPD, EEPROM, RTC, temperature sensor, RTM, XMC and IDT clocking.
  • Page 87: Reset/Control Cpld

     4.15 Power Management The MVME2502 backplane is utilized to derive +3.3V, +2.5V, +1.8V, +1.5V, +1.2V, +1.05V voltage rail. Each voltage rail is controlled by the CPLD through an enable pin of the regulator, while the output is monitored through power good signal. If a voltage rail fails, the CPLD will disable all of the regulators.
  • Page 88: Power Up Sequencing Requirements

    1.26 V +1.05 V 1.0 V 1.1 V 4.15.2 Power Up Sequencing Requirements The power up sequence describes the voltage rail power up timing, which is designed to support all the chip supply voltage sequencing requirement. MVME2502 Installation and Use (6806800R96B)
  • Page 89: Clock Structure

    Clock Distribution Diagram 4.17 Reset Structure MVME2502 reset will initiate after the power up sequence if the 1.5 V power supply is "GOOD". When the board is at “ready” state, the reset logic will monitor the reset sources and implement the necessary reset function.
  • Page 90: Reset Sequence

    4.18 Thermal Management The MVME2502 utilizes two on-board temperature sensors: one for the board and the other for the CPU temperature sensor. The board temperature sensor is located near the processor. The CPU temperature sensor is located on the processor.
  • Page 91: Post Code Indicator

    OS image from USB, Ethernet, SATA SSD, SD. 4.20.2 JTAG Chain and Board The MVME2502 is designed to work with separate JTAG board rather than with an onboard JTAG multiplexer. The chip can support up to a 6-scan port and the board’s boundary scan requires the following to function: ASSET hardware, JTAG board and JTAG cable.
  • Page 92: Custom Debugging

    Functional Description The JTAG board provides three different connectors for the ASSET hardware, flash programming and the MVME2502 JTAG connector. The board is equipped with TTL buffers to help improve the signal quality as it traverses over the wires. Figure 4-4 JTAG Chain Diagram 4.20.3 Custom Debugging...
  • Page 93: Rear Transition Module (Rtm)

    Functional Description 4.21 Rear Transition Module (RTM) The MVME2502 RTM Block diagram is illustrated below: Figure 4-5 RTM Block Diagram The MVME2502 is compatible with the MVME7216E RTM. The MVME7216E RTM is for I/O routing through the rear of a compact VMEbus chassis. It connects directly to the VME backplane in chassis with an 80 mm deep rear transition area.
  • Page 94 Functional Description MVME2502 Installation and Use (6806800R96B)
  • Page 95: Memory Maps And Registers

    Memory Maps and Registers Overview System resources including system control and status registers, external timers, and the QUART are mapped into 16 MB address range accessible from the MVME2502 local bus through the P2020 QorIQ LBC. Memory Map The following table shows the physical address map of the MVME2502.
  • Page 96: Flash Memory Map

    0xffc10000 0xffc1ffff 64 KB PCIE1 IO 0xffc20000 0xffc2ffff 64 KB QUART0 0xffc40000 0xffc4ffff 64 KB QUART1 0xffc50000 0xffc5ffff 64 KB QUART2 0xffc60000 0xffc6ffff 64 KB QUART3 0xffc70000 0xffc7ffff 64 KB Timer 0xffc80000 0xffc8ffff 64 KB MVME2502 Installation and Use (6806800R96B)
  • Page 97 0xffe2e000 0xffe2efff 4 KB Crypto CCSR 0xffe30000 0xffe3ffff 64 KB msi CCSR 0xffe41600 0xffe4167f 128 B mpic CCSR 0xffe40000 0xffe7ffff 256 KB Global Utilities CCSR 0xffee0000 0xffee0fff 4 KB L2 Cache Mem 0xf0f80000 0xf0ffffff 512 KB MVME2502 Installation and Use (6806800R96B)
  • Page 98: Programmable Logic Device (Pld) Registers

    Programmable Logic Device (PLD) Registers 5.5.1 PLD Revision Register The MVME2502 provides a PLD revision register that can be read by the system software to determine the current version of the timers/registers PLD. Table 5-4 PLD Revision Register PLD Revision Register - 0xFFDF0000...
  • Page 99: Pld Month Register

    RESET (TBD) 5.5.5 PLD Sequence Register The MVME2502 PLD provides an 8-bit register which contains the sequence of the PLD which is in synchrony with the PCB version. Table 5-8 PLD Sequence Register PLD Revision Register - 0xFFDF0007 MVME2502 Installation and Use (6806800R96B)
  • Page 100: Pld Power Good Monitor Register

    OPER RESET (TBD) 5.5.6 PLD Power Good Monitor Register The MVME2502 PLD provides an 8-bit register which indicates the instantaneous status of the supply’s power good signals. Table 5-9 PLD Power Good Monitor Register PLD PWRDG_MNTR - 0xFFDF0012 Field RSVD...
  • Page 101: Pld Led Control Register

    1.5V Supply power good indicator 1 - Supply Good and Stable 0 - Otherwise 5.5.7 PLD LED Control Register The MVME2502 PLD provides an 8-bit register which controls the eight LEDs. Table 5-10 PLD LED Control Register PLD LED_CTRL - 0xFFDF001C Field D2 Red...
  • Page 102: Pld Pci/Pmc/Xmc (Slot1) Monitor Register

    Memory Maps and Registers 5.5.8 PLD PCI/PMC/XMC (Slot1) Monitor Register The MVME2502 PLD provides an 8-bit register which indicates the status of the PCI/PMC/XMC interface signals. Table 5-11 PLD PCI/PMC/XMC (Slot1) Monitor Register PLD PCI_PMC_XMC_MNTR - 0xFFDF001D Field RSVD RSVD...
  • Page 103: Pld Pci/Pmc/Xmc (Slot2) Monitor Register

    Memory Maps and Registers 5.5.9 PLD PCI/PMC/XMC (Slot2) Monitor Register The MVME2502 PLD provides an 8-bit register which indicates the status of the SATA/PMC/XMC interface signals. Table 5-12 PLD PCI/PMC/XMC (Slot2) Monitor Register PLD PCI_PMC_XMC_MNTR - 0xFFDF001F Field SD1_M SD1_M...
  • Page 104: Pld U-Boot And Tsi Monitor Register

    0 - PCI capable 5.5.10 PLD U-Boot and TSI Monitor Register The MVME2502 PLD provides an 8-bit register which indicates the status of the U-Boot's normal environment switch and TSI interface signals. Table 5-13 PLD U-Boot and TSI Monitor Register...
  • Page 105: Pld Boot Bank Register

    0 - Non-system Controller 5.5.11 PLD Boot Bank Register The MVME2502 PLD provides an 8-bit register which is used to declare successful U-Boot loading, indicating the SPI boot bank priority and actual SPI bank it booted from. Table 5-14 PLD Boot Bank Register...
  • Page 106: Pld Write Protect And I2C Debug Register

    5.5.12 PLD Write Protect and I2C Debug Register The MVME2502 PLD provides an 8-bit register which is used to indicate the status of I2C and SPI write-protect manual switches and is used to control the SPI write-enable. I2C debug ports are also provided in this register which can be used in controlling the bus’...
  • Page 107: Pld Test Register 1

    5.5.13 PLD Test Register 1 The MVME2502 PLD provides an 8-bit general purpose read/write register which can be used by the software for PLD testing or general status bit storage. Table 5-16 PLD Test Register 1...
  • Page 108: Pld Test Register 2

    General purpose 8-bit R/W field 5.5.14 PLD Test Register 2 The MVME2502 PLD provides an 8-bit general purpose read/write register which can be used by the software for PLD testing or general status bit storage. Table 5-17 PLD Test Register 2...
  • Page 109: Pld Gpio2 Interrupt Register

    Memory Maps and Registers 5.5.15 PLD GPIO2 Interrupt Register The Abort switch, Tick Timer 0, 1 and 2 interrupts are ORed together. The MVME2502 provides an interrupt register that the system software reads to determine which device the interrupt originated from. GPIO2 will be driven "low" if any of the interrupts asserts.
  • Page 110: Pld Shutdown And Reset Control And Reset Reason Register

    0 - No Interrupt 5.5.16 PLD Shutdown and Reset Control and Reset Reason Register The MVME2502 provides an 8-bit register to execute the shutdown and reset commands. The board's reset reason is also included in this register. Table 5-19 PLD Shutdown and Reset Control and Reset Reason Register...
  • Page 111 1 - Reset is due to LRSTO signal 0 - None Sft_RST Soft Reset - Reset Reason 1 - Reset is due to Soft_RST register being set, or the front panel switch being pressed more than three 0 - None MVME2502 Installation and Use (6806800R96B)
  • Page 112: Emmc Reset Register

    Memory Maps and Registers 5.5.17 EMMC Reset Register The MVME2502 provides a register for EMMC Reset. Table 5-20 PLD Shutdown and Reset Control and Reset Reason Register EMMC Reset Register Field RSVD RSVD RSVD RSVD RSVD RSVD RSVD EMMC_R ST_N...
  • Page 113: Pld Watchdog Control Register

    Enable. If cleared, the watchdog timer is disabled. If set, the watchdog timer is enabled. 5.5.20 PLD Watchdog Timer Count Register The MVME2502 provides a watchdog timer count register. Table 5-23 PLD Watchdog Timer Count Register PLD Watchdog Timer Count - 0xffc80606...
  • Page 114: Pld Watchdog Timer Count Value Register

    Value External Timer Registers The MVME2502 provides a set of tick timer registers to access the three external timers implemented in the timers/registers PLD. These registers are 32-bit and are word writable. The following sections describe the timer prescaler and control register:.
  • Page 115: Control Registers

    Tick Timer 0 Control Register - 0xFFC80202 Tick Timer 1 Control Register - 0xFFC80302 Tick Timer 2 Control Register - 0xFFC80402 Field INTS CINT RSVD RSVD RSVD RSVD RSVD ENINT RSVD COVF OPER RESET 0x0000 MVME2502 Installation and Use (6806800R96B)
  • Page 116: Compare High And Low Word Registers

    If the counter does not initially start at zero, the time to the first interrupt may be longer or shorter than expected. Note that the rollover time for the counter is 71.6 minutes. MVME2502 Installation and Use (6806800R96B)
  • Page 117: Counter High And Low Word Registers

    Table 5-29 Counter High Word Registers Tick Timer 0 Counter Value High Word - 0xFFC80208 Tick Timer 1 Counter Value High Word - 0xFFC80308 Tick Timer 2 Counter Value High Word - 0xFFC80408 MVME2502 Installation and Use (6806800R96B)
  • Page 118: Table 5-30 Counter Low Word Registers

    Tick Timer 0 Counter Value Low Word - 0xFFC8020A Tick Timer 1 Counter Value Low Word - 0xFFC8030A Tick Timer 2 Counter Value Low Word - 0xFFC8040A Field TickTimer Counter Value Low Word (16-bits) OPER RESET 0x0000 MVME2502 Installation and Use (6806800R96B)
  • Page 119: Boot System

    Boot System Overview The MVME2502 uses Das U-Boot, a boot loader software based on the GNU Public License. It boots the blade and is the first software to be executed after the system is powered on. Its main functions are: Initialize the hardware ...
  • Page 120: Boot Options

    TFTP server. Configure U-Boot environment variables: setenv ipaddr <IP address of MVME2502> setenv serverip <IP address of TFTP server> setenv gatewayip <gateway IP> setenv netmask <netmask> setenv bootargs 'root=/dev/ram rw console=ttyS0,9600n8...
  • Page 121: Booting From An Optional Sata Drive

    # option: usb - interface, 0:1 - device 0 partition 1 fatload usb 0:1 1000000 $File_uImage fatload usb 0:1 2000000 $File_ramdisk fatload usb 0:1 c00000 $File_dtb 5. Boot the Linux in memory: bootm 1000000 2000000 c00000 MVME2502 Installation and Use (6806800R96B)
  • Page 122: Booting From An Sd Card

    In this mode, the U-Boot downloads and boots VxWorks from an external TFTP server. Make sure that the VxWorks image is accessible by the board from the TFTP server. 2. Configure U-Boot environment variables: setenv ipaddr <IP address of MVME2502> setenv serverip <IP address of TFTP server> setenv gatewayip <gateway IP>...
  • Page 123: Using The Persistent Memory Feature

    U-Boot reports less memory to the Linux kernel through the mem parameter, indicating that the operating system should not use it either. For more information, see the U-Boot documentation. MVME2502 Installation and Use (6806800R96B)
  • Page 124: Mvme2502 Specific U-Boot Commands

    Boot System MVME2502 Specific U-Boot Commands Table 6-1 MVME2502 Specific U-Boot Commands Command Description base Print or set address offset bdinfo Print board info structure boot Boot default, i.e., run 'bootcmd' bootd Boot default, i.e., run 'bootcmd' bootelf Boot from an ELF image in memory...
  • Page 125 Boot System Table 6-1 MVME2502 Specific U-Boot Commands (continued) Command Description help Print online help I2C sub-system iminfo Print header information for application image imxtract Extract a part of a multi-image interrupts Enable or disable interrupts itest Return true/false on integer compare...
  • Page 126: Updating U-Boot

    Boot System Table 6-1 MVME2502 Specific U-Boot Commands (continued) Command Description Run commands in an environment variable saveenv Save environment variables to persistent storage script Run a ';' delimited, ';;' terminated list of commands scsi SCSI sub-system scsiboot Boot from SCSI device...
  • Page 127 5. Write 0x90000 bytes from RAM address 0x1000000 starting at SPI address 0: sf write 0x1000000 0 0x90000 To replace the image in SPI bank 1, replace step 2 with Select SPI flash # 1: sf probe 1 MVME2502 Installation and Use (6806800R96B)
  • Page 128 Boot System MVME2502 Installation and Use (6806800R96B)
  • Page 129: Programming Model

    Overview This chapter includes additional programming information for the MVME2502. Reset Configuration The MVME2502 supports the power-on reset (POR) pin sampling method for processor reset configuration. Each option and the corresponding default setting are described in the following table. Table 7-1 POR Configuration Settings...
  • Page 130 DDR Controller LA26 CFG_DDR_SPEED:1=DDR Speed FREQ>= 500 MHz Engineering use LA[22:20] 111111 Default (for future use) UART_SOUT[0], TRIG_OUT, MSRCID[1], MSRCID[4], DMA1_DDONE_B[0] SerDes Ref TSEC_1588_ALARM SerDes expects a 100 Clock Config _OUT1 MHz reference clock frequency (default). MVME2502 Installation and Use (6806800R96B)
  • Page 131 (or RGMII, if configured in reduced mode) if its not configured to operate in SGMII mode. ETSEC3 UART_RTS0, The eTSEC3 controller Protocol UART_RTS1 operates using the RGMII protocol if not configured to operate in SGMII mode. MVME2502 Installation and Use (6806800R96B)
  • Page 132 The power-on- reset sequence waits indefinitely for the SerDes PLL to lock (default). System Speed LA[28] SYSCLOCK is above 66 SDHC Card TSEC2_TXD_5 Not Inverted Detect Polarity RAPID System Default RapidIO is not used Size MVME2502 Installation and Use (6806800R96B)
  • Page 133: Interrupt Controller

    Programming Model Interrupt Controller The MVME2502 uses the MPC8548E integrated programmable interrupt controller (PIC) to manage locally generated interrupts. Currently defined external interrupting devices and interrupt assignments, along with corresponding edge/levels and polarities, are shown in the following table. Table 7-2 MVME2502 Interrupt List...
  • Page 134: I2C Bus Device Addressing

    Programming Model I2C Bus Device Addressing The following table contains the I2C devices used for the MVME2502 and its assigned device address. Table 7-3 I2C Bus Device Addressing I2C Bus Address Device Function Size Notes 0x50 256 x 8 0x4C...
  • Page 135: Other Software Considerations

    7.6.3 Quad UART The MVME2502 console RS232 port is driven by the UART built into the P2020 QorIQ chip. Additionally, the MVME2502 has a Quad UART chip which provides four additional 16550 compatible UART. These additional UART are internally accessed through the LBC bus. The Quad UART chip clock input (which is internally divided to generate the baud rate) is 1.8432...
  • Page 136: Lbc Timing Parameters

    10 - LCSn is outputted one quarter bus clock cycle after the address lines. XACS Extra Address to chip-select setup 0 - Address to chip-select setup is determined by ORx[ACS] Cycle length in bus clocks 0011 - bus clock cycle wait state MVME2502 Installation and Use (6806800R96B)
  • Page 137: Clock Distribution

    Ethernet PHY and SATA bridge are supplied by ICS83905. Most of the QorIQ P2020 clocks are generated by ICS840S07I chip. Additional clocks required by individual devices are generated near the devices using individual oscillators. The following table lists the clocks required on the MVME2502 along with the frequency and source. Table 7-6 Clock Distribution Device...
  • Page 138: System Clock

    System Clock The system and DDR clock is driven by ICS840S07I. The following table defines the clock frequency. Table 7-7 System Clock SYSCLK CORE CCB Clock (Platform) DDR3 100MHz 800/1200 MHz 400 MHz 400MHz 25MHz MVME2502 Installation and Use (6806800R96B)
  • Page 139: Real Time Clock Input

    7.7.3 Local Bus Controller Clock Divisor The local bus controller (LBC) clock output is connected to the CPLD for LBC bus transaction. It is also the source of 1 MHz (CPU_RTC) and CPLD tick timers. MVME2502 Installation and Use (6806800R96B)
  • Page 140 Programming Model MVME2502 Installation and Use (6806800R96B)
  • Page 141: Replacing The Battery

    Appendix A Replacing the Battery Replacing the Battery The figure below shows the location of the board battery. Figure A-1 Battery Location ENP1 Variant MVME2502 Installation and Use (6806800R96B)
  • Page 142: Figure A-2 Battery Location Enp2 Variant

    Replacing the Battery Figure A-2 Battery Location ENP2 Variant MVME2502 Installation and Use (6806800R96B)
  • Page 143 The battery provides seven years of data retention, summing up all periods of actual data use. Artesyn Embedded Technologies therefore assumes that there is usually no need to replace the battery except, for example, in case of long-term spare part handling.
  • Page 144 To replace the battery, proceed as follows: 1. Remove the old battery. 2. Install the new battery with the plus sign (+) facing up. Dispose of the old battery according to your country’s legislation and in an environmentally safe way. MVME2502 Installation and Use (6806800R96B)
  • Page 145: Related Documentation

    The publications listed below are referenced in this manual. You can obtain electronic copies of Artesyn Embedded Technologies - Embedded Computing publications by contacting your local Artesyn sales office. For released products, you can also visit our Web site for the latest copies of our product documentation.
  • Page 146: Manufacturers' Documents

    ANSI/VITA 39-2003, PCI-X for PMC and Processor PMC VITA Standards XMC - High Speed, Switched Interconnect Protocols on PMC VITA 42.0 - Organization 2005 XMC General Purpose I/O Standard VITA 42.10 XMC PCI Express Protocol Layer Standard VITA 42.3 - 2006 MVME2502 Installation and Use (6806800R96B)
  • Page 147 Serial ATA II: Extensions to Serial ATA 1.0 Revision 1.0 (SATA-IO) Trusted Computing TPM Specification 1.2, Level 2 Revision 103 Version 1.2 Group (TCG) USB Implementers Universal Serial Bus Specification (USB) Revision 2.0 Forum (USB-IF) MVME2502 Installation and Use (6806800R96B)
  • Page 148 Related Documentation MVME2502 Installation and Use (6806800R96B)
  • Page 149: Safety Notes

    Artesyn intends to provide all necessary information to install and handle the product in this manual. Because of the complexity of this product and its various uses, we do not guarantee that the given information is complete.
  • Page 150 Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense. Changes or modifications not expressly approved by Artesyn Embedded Technologies Embedded Technologies could void the user's authority to operate the equipment. Board products are tested in a representative system to show compliance with the above mentioned requirements.
  • Page 151 Verify that the length of an electric cable connected to a TPE bushing does not exceed 100  meters. Make sure the TPE bushing of the system is connected only to safety extra low voltage  circuits (SELV circuits). If in doubt, ask your system administrator. MVME2502 Installation and Use (6806800R96B)
  • Page 152 When exchanging the on-board lithium battery, make sure that the new and the old battery are exactly the same battery models. If the respective battery model is not available, contact your local Artesyn sales representative for the availability of alternative, officially approved battery models.
  • Page 153: Sicherheitshinweise

    Installieren Sie keine Ersatzteile oder führen Sie keine unerlaubten Veränderungen am Produkt durch, sonst verfällt die Garantie. Wenden Sie sich für Wartung oder Reparatur bitte an die für Sie zuständige Geschäftsstelle von Artesyn Embedded Technologies. So stellen Sie sicher, dass alle sicherheitsrelevanten Aspekte beachtet werden.
  • Page 154 Sicherheitshinweise Das Produkt wurde in einem Artesyn Standardsystem getestet. Es erfüllt die für digitale Geräte der Klasse A gültigen Grenzwerte in einem solchen System gemäß den FCC-Richtlinien Abschnitt 15 bzw. EN 55022 Klasse B. Diese Grenzwerte sollen einen angemessenen Schutz vor Störstrahlung beim Betrieb des Produktes in Gewerbe- sowie Industriegebieten...
  • Page 155 Weise vermeiden Sie, dass das Face Plate oder die Platine deformiert oder zerstört wird. Beschädigung des Produktes und von Zusatzmodulen Fehlerhafte Installation von Zusatzmodulen, kann zur Beschädigung des Produktes und der Zusatzmodule führen. Lesen Sie daher vor der Installation von Zusatzmodulen die zugehörige Dokumentation. MVME2502 Installation and Use (6806800R96B)
  • Page 156 Verwenden Sie deshalb nur den Batterietyp, der auch bereits eingesetzt wurde und befolgen Sie die Installationsanleitung. Datenverlust Wenn Sie die Batterie austauschen, können die Zeiteinstellungen verloren gehen. Eine Backupversorgung verhindert den Datenverlust während des Austauschs. Wenn Sie die Batterie schnell austauschen, bleiben die Zeiteinstellungen möglicherweise erhalten. MVME2502 Installation and Use (6806800R96B)
  • Page 157 Batteriehalter beschädigt werden. Um Schäden zu vermeiden, sollten Sie keinen Schraubendreher zum Ausbau der Batterie verwenden. Umweltschutz Entsorgen Sie alte Batterien und/oder Blades/Systemkomponenten/RTMs stets gemäß der in Ihrem Land gültigen Gesetzgebung, wenn möglich immer umweltfreundlich. MVME2502 Installation and Use (6806800R96B)
  • Page 158 Sicherheitshinweise MVME2502 Installation and Use (6806800R96B)
  • Page 160 Artesyn Embedded Technologies, Artesyn and the Artesyn Embedded Technologies logo are trademarks and service marks of Artesyn Embedded Technologies, Inc. All other product or service names are the property of their respective owners. © 2014 Artesyn Embedded Technologies, Inc.

Table of Contents