Onboard Dram - Motorola MVME167 Series User Manual

Single board computer
Hide thumbs Also See for MVME167 Series:
Table of Contents

Advertisement

40° C. If the power-on duty cycle is 50% (the board is powered on half of the time),
the battery lifetime is four years. At lower ambient temperatures the backup time is
greatly extended and may approach the shelf life of the battery.
When a board is stored, if the battery is present, it should be disconnected to prolong
battery life. This is especially important at high ambient temperatures. MVME167
boards with battery backup are shipped with the batteries disconnected.
The power leads from the battery are exposed on the solder side of the board, therefore
the board should not be placed on a conductive surface or stored in a conductive bag
unless the battery is removed.
!
Lithium batteries incorporate inflammable materials such as
WARNING
lithium and organic solvents. If lithium batteries are mistreated
or handled incorrectly, they may burst open and ignite, possibly
resulting in injury and/or fire. When dealing with lithium
batteries, carefully follow the precautions listed below in order
to prevent accidents.
Do not short circuit.
Do not disassemble, deform, or apply excessive pressure.
Do not heat or incinerate.
Do not apply solder directly.
Do not use different models, or new and old batteries together.
Do not charge.
Always check proper polarity.
To remove the battery from the module, carefully pull the battery from the socket.

Onboard DRAM

The MVME167 onboard DRAM is located on a mezzanine board. The mezzanine
boards are available in different sizes and with parity protection or ECC protection.
Mezzanine board sizes are 4, 8, 16, or 32MB (parity), or 4, 8, 16, 32, 64, or 128MB
(ECC); two mezzanine boards may be stacked to provide 256MB of onboard RAM.
The main board and a single mezzanine board together take one slot. The stacked
configuration requires two VMEboard slots. Motorola software does support mixed
parity and ECC memory boards on the same main board. The DRAM is four-way
interleaved to efficiently support cache burst cycles. The parity mezzanines are only
supported on 25 MHz main boards.
MVME167/D3
MVME167 Functional Description
4
4-3

Advertisement

Table of Contents
loading

Table of Contents