Revision History - Intel SL7PG - Xeon 3.4 GHz/800MHz/1MB Cache CPU Processor Specification

Revision History

Version
-001
-002
-003
-004
-005
-006
-007
-008
-009
-010
-011
-012
-013
-014
-015
-016
-017
-018
-019
-020
-021
-022
® ®
64-bit Intel Xeon Processor with 800 MHz System Bus
(1 MB and 2 MB L2 Cache Versions) Specification Update
• Initial release of the document.
• Removed erratum P18 and renumbered existing errata.
• Added errata S32-S35. Renamed errata numbering from P to S.
• Removed erratum S29 and renumbered existing errata.
• Added errata S35-S65.
• Added E0 step processor information to
Information".
• Added new notes to Table 2, "64-bit Intel® Xeon® Processor with 800
MHz System Bus (1 MB and 2 MB L2 Cache Versions) Identification
Information" and deleted unnecessary notes.
• Added Table 3, "DP Platform Population Matrix for the 64-bit Intel®
Xeon® Processor with 800 MHz System Bus (1 MB and 2 MB L2
Cache Versions) FC-PGA4
• Added errata S66-S73.
• Updated S-Spec table, code key, and mixed steppings statement to
include Low Voltage Intel® Xeon® processor
• Added errata S74-S75.
• Updated erratum S26. Added errata S76and S77.
• Added errata S78-S79; added additional text to "Mixed Steppings In
DP Systems" chapter.
• Added 2 MB L2 cache version of the 64-bit Intel® Xeon® processor
with 800 MHz system bus; added errata S80-S81; added S-spec
numbers SL7ZC, SL7ZD, SL7ZE, and SL7ZF to
• Updated errata S28 and S53; updated summary table entries for S19
and S43.
• Updated Table 2; added erratum S82; updated plans column for
erratum S27; added Specification Clarification 1.
• Updated steppings affected for erratum S27.
• Updated Table 2.
• Added erratum S83. Updated relevant document lists.
• Updated summary table entry for S19. Added erratum S84.
• Added errata S85 and S86. Added S-spec numbers to
R-0 stepping to summary table of changes. Updated summary table
entries. Removed duplicate erratum S33.
• Added erratum S87. Updated letters in Codes used in Summary
Table. Corrected S-spec notes for 3.40 GHz entries.
• Added errata S88 and S89. Updated steppings affected for S22.
Updated Mixed Steppings in DP Systems section.
• Added erratum S90.
• Added erratum S91. Updated erratum S17.
• Added erratum S1S and S92.
• Added erratum S93.
Description
Table 1, "Identification
Package".
Table 2.
Table
Revision History
Date
July 2004
July 2004
August 2004
September 2004
October 2004
November 2004
December 2004
January 2005
February 2005
March 2005
April 2005
May 2005
June 2005
July 2005
August 2005
2. Added September 2005
October 2005
November 2005
December 2005
January 2006
May 2006
June 2006
5