Ethernet Interfaces (J10, J11); Table 3-17. Ethernet Port 1 Pin/Signal Descriptions (J10) - Ampro ReadyBoard 700 Reference Manual

Single board computer
Table of Contents

Advertisement

Chapter 3

Ethernet Interfaces (J10, J11)

The Ethernet solution is provided by two Intel 82551ER PCI controller chips, which consists of both the
Media Access Controller (MAC) and the physical layer (PHY) combined into a single component
solution. The 82551ER is a 32-bit PCI controller that features enhanced scatter-gather bus mastering
capabilities, which enables the 82551ER to perform high-speed data transfers over the PCI bus. The
82551ER bus master capabilities enable the component to process high-level commands and perform
multiple operations, thereby off-loading communication tasks from the system CPU.
Backward software compatible to the 82559, 82558, and 82557
Chained memory structure
Full duplex or half-duplex support
Full duplex support at 10Mbps and 100Mbps
In half-duplex mode, performance is enhanced by a proprietary collision reduction mechanism.
IEEE 802.3 10BaseT/100BaseT compatible physical layer to wire transformer
2 LED support for each port (speed, and link and activity are shared)
Data transmission with minimum interframe spacing (IFS).
IEEE 802.3u Auto-Negotiation support
3kB transmit and 3kB receive FIFOs (helps prevent data underflow and overflow)
IEEE 802.3x 100BASE-TX flow control support
Improved dynamic transmit chaining with multiple priorities transmit queues
Each Ethernet port has a RJ-45 connector and the related magnetics integrated on the board.
Each Ethernet port controller connected to Primary PCI bus
Tables 3-17 and 3-18 describe the pin-outs and signals of two Ethernet ports 1 and 2, respectively.

Table 3-17. Ethernet Port 1 Pin/Signal Descriptions (J10)

Pin # GND
1
TX1+
3
TX1-
4
RX1+
6
RX1-
9
ACT
11
SPEED
2, 7, 8
NC
5, 13, 14 GND
10, 12
+3VSB
Notes: The shaded area denotes power or ground.
44
Digital Ground
Analog Twisted Pair Ethernet Transmit Differential Pair. These pins transmit
the serial bit stream for transmission on the Unshielded Twisted Pair Cable
(UTP). These signals interface directly with an isolation transformer.
Analog Twisted Pair Ethernet Receive Differential Pair. These pins receive the
serial bit stream from the isolation transformer.
Link/Activity signal indicates a Link is established or Activity is occurring
Speed signal for 10BaseT or 100BaseT transfer rate
Not connected
Grounded (goes to ground through 0.1 capacitor)
+3V for plus side of LEDs. See Table 2-6.
Reference Manual
Hardware
ReadyBoard 700

Advertisement

Table of Contents
loading

Table of Contents