B.22
LVDS Invert: INV1 & INV2 (Optional)
Table B.23: LVDS Power Jumper
Pin
Signal
1
VCC12
2
GND
3
BKLTEN
4
VBR
5
VCC
B.23
System I/O Ports
Table B.24: System I/O Ports
Addr. range (Hex)
000-01F
022-023
040-05F
060-06F
070-07F
080-09F
0A0-0BF
0C0-0DF
0F0
0F1
0F8-0FF
1F0-1F8
200-207
278-27F
290-297
2F8-2FF
360-36F
378-37F
380-38F
3A0-3AF
3B0-3BF
3C0-3CF
3D0-3DF
3F0-3F7
3F8-3FF
4E0-4E7
3E8-3EF
4F0-4F8
4F8-4FF
Device
Interrupt controller 1, master
Chipset address
8254 timer
8042 (keyboard controller)
Real-time clock, non-maskable interrupt (NMI) mask
DMA page register
Interrupt controller 2
DMA controller
Clear math co-processor
Reset math co-processor
Math co-processor
Fixed disk
Game I/O
Parallel printer port 2 (LPT3)
On-board hardware monitor
Serial port 2
Reserved
Parallel printer port 1 (LPT2)
SDLC, bisynchronous 2
Bisynchronous 1
Monochrome display and printer adapter (LPT1)
Reserved
Color/graphics monitor adapter
Diskette controller
Serial port 1
Serial port 4
Serial port 6
Serial port 3
Serial port 5
81
AIMB-210 User Manual