Strapping Options - Microchip Technology MEC172 Series Layout Manual

2.0 MISCELLANEOUS CONSIDERATIONS
This section covers a variety of layout topics:
• Section 2.1, "Strapping Options," on page 9
• Section 2.2, "Battery Circuit," on page 10
• Section 2.3, "eSPI Interface," on page 10
• Section 2.4, "PS/2 Interface," on page 11
• Section 2.5, "EOS Considerations," on page 11
• Section 2.6, "ADC Input Layout Requirements," on page 12
• Section 2.7, "SPI Flash Implementation," on page 12
• Section 2.8, "1MHz Pullup Resistor Requirement," on page 19
• Section 2.9, "5V Tolerant Pins," on page 19
• Section 2.10, "1.8V Capability," on page 19
• Section 2.11, "Power Switch Input," on page 19
• Section 2.12, "VCI_IN Pins When Used as GPIO," on page 20
• Section 2.13, "VSET Pin (MEC1725 Only)," on page 20
• Section 2.14, "Guardian Connections (MEC1725 Only)," on page 20
• Section 2.15, "PECI," on page 22
• Section 2.16, "Prochot Implementation," on page 22
• Section 2.17, "MEC1721/MEC1723 Shared SPI Flash Isolation Requirement," on page 23
2.1

Strapping Options

Table 2-1 describes the MEC1721/MEC1723 strap option pins.
TABLE 2-1: MEC1721/MEC1723 STRAP OPTIONS
Pin Name Strap Name
GPIO170 JTAG_STRAP
GPIO045 GPIO045
GPIO207 CMP_STRAP
GPIO055/ BSS_STRAP
SHD_CS
0#
GPIO126 UART_BSTRAP
GPIO227 PWRGD_STRAP
 2021 Microchip Technology Inc. and its subsidiaries
Strap Define and Value
1=Use the JAG TAP Controller for Boundary Scan
0=The JTAG TAP Controller is used for debug
(normal operation)
Crisis Recovery Strap
1=Normal Boot Source
0=Use the Private SPI pins to boot from Crisis Recovery
flash over Key scan connector
Note: This pin requires an external pull-up for
normal operation.
CMP_STRAP is the Comparator 0 Strap pin. This
strap must be enabled in OTP.
1=Comparator 0 Enabled Note 4
0=Hardware Default (GPIO input)
Boot Source Select Strap
1=Use the Shared SPI pins for Boot
0=Use the eSPI Flash Channel for Boot
Crisis Recovery over UART
1=Normal Operation
0=Use UART interface for Crisis recovery
Power Good
AN3759
Note 3
Note 2
Note 1
Note 5
DS00003759B-page 9
I/O Power Rail
VTR1
VTR1
VTR1
VTR2
VTR1
VTR1