Table of Contents
Advertisement
-
'Tl
t' . J
(jQ'
0\
i::
...,
('!)
!:::::
-
-.I
N
-
~
-
n
'"'O
c:
0
~
Pol
'Tl
r -
.....
~
_.,
s
...
B
A
.:
Main
Register
~
--
Register
D
_..
....-
Storage
......
0
0
....
R
~
,,..
~~~
~
0
~
0
0
Address
ALU
Decode
@
,.
~-
"""
....
...
_
.
i..._
SAR
... t" • .-
10
01
...........
0
Hi
Lo
LSR
~ ~
0
Hi
I
Lo
IAR
ARR
AAR
XR1
XR2
T
LCR
ORR
...,
u
Q)
BAR
Qi
(/)
MPTAR
a:
(/)
..J
LP DAR
LPIAR
MPCAR
MP DAR
LCRR
]
CRR
Inter HAR
Inter 1-ARR
I
Hi
T
Lo
...
~
~
~
_...-_
y
0
Parity Checked
@
Parity Generated
Translate
.......
DBI
0
In
@)
....
Condition
Register
~
0
~
Channel
In
~
Control
~
Channel
Out
-
Control
-
...
_...
Translate
~ ~
080 __...
I
-
~~
Out@
-.,.
1-
~
L.
Op
l !
Register
Register
0
0
-y
"T
Op and
Q
Decode
Controls
~
Run Control
Cycle Control
Clock Control
LSR Control
f+--1
Register Control
~~llR
11-Xl 11-Hl
J
1-L 1f1-x2
f
1-H2} 1-L2
f
EA
r-E-~1~~-~1
f
1 Op
I
IQ
I
1R I 1:x1f 1-H1I1-L1l1-x2I1-H2l 1-L2
I
7
<::::
'"'-
/
-..........
/
-......
/
Basic Clock
/
,..-'storage Read
0
ABC DE
Load
Load
SAR
1
2
ABC DE
ABCD
Miscellaneous
3
4
ABCD ABCD
Compute
Storage
5
6
ABCO ABCD
Address
Address
Lo
Modify
'"'-
-...... -......
Write
........
7
8
9
Al BCDIABCDIABCD
Address
H1
Modify
CE
Advertisement
Table of Contents
