IBM 5410 Maintenance Manual page 23

Processing unit
Hide thumbs Also See for 5410:
Table of Contents

Advertisement

------------------..----
-------
- - - - - - · · - - - - - - - ------------------------------- -1
Operand 1
N
13
15 16
Operand 1 = 2 bytes Direct addressing __
J
_Byt~1-~ Operan_9J__~_ddress
i.----+----+----+----+0-pe_r_a_n_d·--,-=~1-b_y_t_e--~,n-d--e-x--e-d-by)CffT
)
Byte 2 =Operand 1 address -1
-----+------..__-~,0~1-perand
1 = r6y-te--lndexed by XR-2
1----+----+----+-------+--D_ev_i_ce __ ad __
d_r_e~ ~l_Qf_
(
R _______
- - - - - - - - - - - - . . j
Must be zero
--~~-----~--L_o_w_C_or_e_
Address
High Core
A~~_r_e_s_s
____
--i
i-----+-------+---B_y_te __
2 __ ( E __ B~_) ---~__!_~_~_8
__
1 ___ ) _ _ _ _ _ _ __.
1--_0_00--+--- ________ l_n __ v_a_li_d ___________________________________________
_J
001
0 Write mode set
Diag mode
j
010
011
service response
j
1 Reset service
Spare
I
response after 6 msec
2 Transfer line 2 EQT
3
4
5
6
Transfer line 1 EQT
Odd parity
Decrement DAR
Latch
I
/0
1
select
7
Slave (trans line
6
& 7
latch)
Latch trans line 4
Latch trans
I
ine
3
Latch trans line 1
Trans line 3 reset disc latch
Reset disc latch after 6 msec
Trans line 5 reset disc latch
I
I
J
1
0 Spare
1 End request
2 Interrupt pending
3 1/0 attention
0
1
2
3
4
)
I
I
Length
1
Data trans reg
)
count
parity check
I
register
1
1
5 No-op latch
5
)
6 LCR overflow
6
I
7
1/0 ready_ ________
7 _______________
___,!
0
1/01Dbit8
1/0transline8
j
1 1/0 ID bit 4
1/0 trans line 7
1
1
2
1/0 ID bit
2
1/0 trans line
6
1
3 1/0 ID bit 1
1/0 trans line 5
4
4 1/0 device attached
1/0 trans line 4
1/0 transfer line 10
1/0 trans line 2
1/0 transfer line
9
1/0 trans line 1
0
5~ 1/0 transfer line 11
1/0 trans line 3 ~
i.--~---------4-------------
100
101
0
I
DAR
I
DAR
+
high
+
low
7
0 SIOC request latch
1 Service request
2 Service response
3 Interrupt enable
4 1/0 disconnect
5 Write cell
6 Read cell
7 1/0 selected
7
0 '
;
)
3
~
Data
4
j
transfer
~
} reg
7 '
110
Invalid
111
i-------4--~ln~v~a~li~d:......_
_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
- - i
xx xx
xx xx
Operand address (sense bytes destinations)
Figure 1-14. SIOC Sense Bytes
5410 FEMM (1/71) 1-17
II

Advertisement

Table of Contents
loading

Table of Contents