Chapter 1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1-1
Specifications ...............................................................................................................7
2-1
2-2
2-3
2-4
4-1
4-2
4-3
4-4
4-5
4-6
Data read from FIFO ..................................................................................................38
4-7
ADC Status Register ..................................................................................................39
4-8
4-9
5-1
5-2
5-3
DMap Channels ..........................................................................................................53
Appendix A Accessories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
© Copyright 2024
United Electronic Industries, Inc.
List of Tables
February 2024
DNx-VR-608 Variable Reluctance Interface
iv
List of Tables
www.ueidaq.com
508.921.4600