Quectel SC690A Series Hardware Design page 49

Table of Contents

Advertisement

UART1_RXD
GPIO_4
GPIO_5
UART5 is a 4-wire UART interface with 1.8 V power domain. A level translator chip should be used if
your application is equipped with a 3.3 V UART interface. A level translator chip is recommended. The
following figure shows a reference design.
LDO9_1V8
UART 5_ CTS
UART 5_ RTS
UART5_ TXD
UART5_ RXD
Figure 13: Reference Circuit with Level Translator Chip (for UART5)
The following figure is an example of connection between the module and PC. A voltage level translator
and an RS-232 level translator chip are recommended to be added between the module and PC, as
shown below:
UART5_TXD
UART5_RTS
UART5_RXD
UART5_CTS
GND
Module
NOTE
The reference circuit of debug UART and UART1 is similar to that of UART5.
SC690A_Series_Hardware_Design
61
DI
UART1 receive
General-purpose
58
DI
input/output
General-purpose
59
DO
input/output
C1
1.8 V
OE
VCCA
TXD_3.3V
TXD_1.8V
RTS_3.3V
RTS_1.8V
RXD_1.8V
RXD _3.3V
CTS _3.3V
CTS_1.8V
GND
U1
Figure 14: RS-232 Level Match Circuit (for UART5)
VCCB
VCCA
OE
GND
A1
B1
A2
B2
A3
B3
A4
B4
U1
3.3 V
VCCB
VCC
DIN 1
DIN 2
DIN 3
DIN 4
DIN 5
R1OUTB
ROUT1
ROUT 2
ROUT3
FORCEON
3.3V
/FORCEOFF
Smart Module Series
Can be multiplexed into
UART1_CTS.
Can be multiplexed into
UART1_RTS.
VDD_3.3V
C2
CTS_3.3V
RTS_3.3V
TXD_3.3V
RXD_3.3V
GND
GND
DOUT1
RXD
DOUT2
CTS
DOUT3
DOUT4
DOUT5
TXD
RIN1
RIN2
RTS
RIN3
/INVALID
DB-9
U2
48 / 105

Advertisement

Table of Contents
loading

Table of Contents